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For a low-cost and fully-integrated chipset, a direct- conversion architecture has been 
widely used in wireless receivers. In addition, a standard complementary metal oxide 
semiconductor (CMOS) process has been broadly applied in implementations of wireless 
receivers because it is capable of high level integration with a baseband chipset. RF 
CMOS components for direct-conversion architectures offer not only a small-sized 
mobile terminal, but also a low-cost device with low power consumption. Moreover, for 
practical versatility, wideband RF CMOS components need to be used in high data-rate 
applications, such as 4G wireless communications, and multi-standard applications. For 
these applications, the noise of the RF components needs to be designed as low as 
possible since the mobile terminals for these applications require high signal-to-noise 
ratio (SNR) performance.  
The objective of this research is to design and implement low-noise wideband RFIC 
components with CMOS technology for the direct-conversion architecture. This research 
proposes noise reduction techniques to improve the thermal noise and flicker noise 
contribution of a low noise amplifier (LNA) and a mixer. Of these techniques, the LNA is 
found to reduce noise, boost gain, and consume a relatively low amount of power without 
sacrificing the wideband and linearity advantages of a conventional common gate (CG) 
topology. The research concludes by investigating the proposed mixer topology, which 






Recently, many kinds of wireless communication systems have been produced and 
studied for their different applications. Various demands from consumers have promoted 
the development of multiple wireless standards. For example, global system for mobile 
(GSM), code division multiple access (CDMA), and wideband CDMA (WCDMA) are 
used for voice and relatively low data rate communications, while local wireless area 
networks (WLANs) and worldwide interoperability for microwave access (WiMAX)  
focus mainly on  high data rate communications in nomadic environments, as shown in 
Figure 1.1. For future wireless communication systems, such as cognitive radio (CR) 
systems and 4th generation (4G) communication systems, a variety of services will need 
to be supported. From existing wireless systems, users are able to manage their email and 
surf the Web, but their demands may not be limited to only these. They may want to 
download multimedia services and communicate real-time video telephony on their 
wireless mobile terminal even in a high speed mobility environment. Thus, with the move 
to the next generation of wireless mobile systems, new communication standards have to 
provide higher data rates to accommodate the needs of the users.  
Various modem techniques have been suggested to achieve a high data rate in wireless 
communication systems. Because the information date rate is restricted by the channel 
bandwidth of the radio signal, the simplest way to enhance the data rate is by increasing 
the channel bandwidth. However, the increased bandwidth consumes a large amount of  
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Figure 1.1 : The evolution of modern wireless communication systems 
 
frequency resources, which then restricts the number of users. In addition, a wide 
bandwidth transmission signal is often disturbed by selective fading, which makes the 
signal difficult to recover. Moreover, in high speed mobility, as the channel condition is 
fluctuated greatly, the wide channel bandwidth makes it difficult to estimate the response 
of the channel.  
When the fixed channel bandwidth is considered, one of candidates to increase data 
rate is a large constellation size, shown in Figure 1.2. In modern wireless communication 
systems, a quadrature amplitude modulation (QAM) is widely used as a modulation 
scheme since it provides larger spaces between constellation symbols than phase-shift 
keying (PSK) and amplitude-shift keying (ASK) in a given energy. The large data  
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mapping size of QAM, for example, 64 QAM instead of 16QAM, can increase the data 
rate in the given bandwidth because it offers a high bits per symbol rate. In addition, a 
MIMO (Multiple-Input Multiple-Output) spatial multiplexing technique can maximize 
the average channel capacity, shown in Figure 1.3. The MIMO technique also increases 
the data rate by transmitting and receiving independent information on different antennas 
in the same channel bandwidth. However, a low signal to noise ratio (SNR) of receivers 
decreases the data rate in both cases. When the SNR of the receivers is not sufficient, 
constellation errors of de-mapping are generated due to noise. The large constellation 
mapping/de-mapping size is vulnerable to these errors because the constellation distance 
is relatively short. In addition, the bit error rate (BER) performance of the MIMO 
technique is also degraded with a low SNR condition. This is because the constellation 
error in one antenna path can degrade the decoding performance of other paths as well as 
that of its own path. Therefore, high SNR performance is prerequisite for high data rate 
communication in mobile terminal receivers.   
 
1.2. Motivation 
For systematic analysis of the SNR in the receiver, a sensitivity equation, given below, 
served as a useful starting point. 
  174 10log( ) SystemSensitivity dBm Hz BW NF SNR= - + + + ,         (1.1) 
where BW is the channel bandwidth in Hz, and NF is the noise figure of the RF parts. The 
sensitivity implies minimum received power for having SNRSystem, and the first two terms 
of the right-hand side in (1.1) indicates the noise floor of the system. To have high SNR 
for the system, either increased received power or a decreased noise floor is necessary. In  
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Figure 1.4 :  The characteristics of path loss. 
 
the first case, to increase received power, the coverage needs to be reduced or transmitted 
power should be increased from the path loss equation shown in Figure 1.4. Reduced 
coverage implies high cost which will result from the increased number of required base 
stations. Not only would be the cost be higher, but, any increased transmitted power is 
currently restricted by out-of-band power spectrum regulation from communication 
standards. On the other hand, to decrease the noise floor, the channel bandwidth can be 
decreased, which then decreases the data rate. These two methods for enhancing the SNR 
of the systems come with many drawbacks. However, one efficient way to increase the 
SNR of the system is to minimize the noise figure in the RF parts in the given received 
power with the given bandwidth.  
Another cause of increased future demand on wireless communication systems, many 
users may hope to use just one terminal device, supporting multiple wireless standards, 
for their convenience. The demand of users emphasizes the need for the convergence of 
various applications on a single chipset for wireless communication mobile terminals.  
However, from a radio frequency (RF) portion standpoint, the integration of various 
applications must include careful consideration of system budgets, including both cost 
and area. For example, parallel placements of an independent RF transceiver path for 
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each application increase the total chip area and power consumption. To minimize these 
problems, RF components need to operate in a wide bandwidth covering different 
applications at the same time.  
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1.3. Organization of the Thesis 
Based on the technological background and motivation, the purpose of this work is to 
implement low noise wideband RF receivers for high-data-rate and multi-standards 
wireless mobile communications. This dissertation consists of six chapters. 
To provide background for the research, Chapter 2 presents an explanation of the basic 
concepts of RF receiver architectures for wireless communications. With the 
implementation of direct-conversion RF receivers in a CMOS technology, the noise 
sources including thermal and flicker noise are discussed. Also presented are key RF 
building blocks for noise contribution of RF receivers. 
Chapter 3 proposes a low noise and high gain wideband LNA for reducing thermal 
noise contribution in RF receivers. The operation and performance of the proposed LNA 
is introduced with an analysis of gain, stability, noise figure, and   linearity.  
Chapter 4 discusses the effect of flicker noise on communication systems. It proposes a 
new flicker noise model for the system simulation with an OFDM PHY layer and 
measures the model’s effect on the system. The performance of the model with a 
channel-coding scheme is also tested in order to evaluate its noise reducing effect on the 
system.  
Chapter 5 represents a low-flicker noise mixer topology for reducing flicker noise 
contributions in RF receivers. The mechanisms of flicker noise generation in the mixer 
are introduced, and a new concept for flicker noise reduction is explained. The enhanced 
flicker noise performance of the mixer is compared with that of conventional Gilbert-cell 
mixers. 
 9





II. LOW-NOISE CMOS RF RECEIVERS 
 
2.1. Introduction 
In order to advance into the topic of low-noise CMOS RF receivers, general RF 
receiver architectures need to be discussed in advance for the rest of these researches. 
Understanding the operation of the each RF architecture and the pros and cons of it is 
prerequisite for designing a RF receiver. Among various RF architectures, the direct-
conversion architecture is noteworthy for future wireless communication mobile 
terminals because it offers low-cost implementation. However, this architecture can 
provide a high noise issue, which is not crucial in other architectures. In the 
implementation of a CMOS technology for cost saving, the noise contribution of the 
direct-conversion architecture is even more important to realize high performance RF 
receivers.  
In Section 2.2, the characteristics of RF receiver architectures, such as heterodyne type 
and direct-conversion type, are introduced. The noise sources in CMOS technology 
including thermal noise and flicker noise are discussed in Section 2.3. Finally, key RF 
building blocks for low-noise contribution in the CMOS direct-conversion RF 
architecture are discussed in Section 2.4. 
 
2.2. RF receiver Architectures 
  2.2.1 Heterodyne architectures 
The RF receiver architectures are generally classified as heterodyne types and direct-
conversion types. In the heterodyne architectures, the incoming RF signal is down-  
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Figure 2.1: The Heterodyne architecture. 
 
 
Figure 2.2: The Image problems in the heterodyne architecture. 
 
converted to intermediate frequency (IF), and then the IF frequency is converted to DC 
frequency. The frequency conversion process is carried out by a mixer and a local 
oscillator (LO), shown in Figure 2.1. The RF frequency, wRF, is first mixed with the first 
LO frequency, wLO1, and the mixing process produces two frequency signals in wRF + 
wLO1 and wRF - wLO1 when the harmonic signals according to non-linear function of the 
mixer are ignored. The following band-pass filter (BPF) then choose IF frequency, wIF = 
wRF - wLO1, when low side band LO injection is supposed. The second mixing process by 
means of the second mixer and LO translate the IF signal to near DC frequency signal for 
analog-to-digital conversion processing. The IF conversion plays a vital role in the 
performance of the overall RF systems.  The IF component enhances the selectivity of the 
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system since it provides a high out-of-band rejection ratio. In addition, the heterodyne 
receiver has high stability because the dual mixing process produces high isolation 
between previous and following RF building blocks.  
In spite of these advantages, the heterodyne receiver suffers from performance 
degradation according to image bands. The image bands, which is located in wLO1 + wRF, 
are also down-converted to the IF frequency, shown in Figure 2.2.  This image bands are 
regards as noise or interferes from the viewpoint of IF signal. The power of image bands 
can be much higher than that of desired signal because each wireless terminal may have 
no control over the signals in other bands. Therefore, image rejection filter, which is 
inserted between LNA and mixer for suppressing the image, is mandatory in heterodyne 
receiver.  
 
  2.2.2 Direct-conversion architectures 
On the other hand, the direct-conversion architecture has been widely used in modern 
wireless RF receivers because it can eliminate the image rejection filter. The direct-
conversion architecture is simply translated to the baseband by using only the first down-
conversion, where the LO frequency is equal to the RF frequency, shown in Figure 2.3. 
Thus, the image problem is avoided because wIF = 0. The image rejection filter in the 
heterodyne receiver is implemented by off-chip components such as surface acoustic 
wave (SAW) devices to have a high image rejection ratio. Thus, the direct-conversion 
receiver without the image rejection filter can be a potential solution of a low-cost and 
fully integrated chipset. In addition, the LNA doesn’t need to drive 50W load since the 




Figure 2.3: Direct conversion architecture. 
 
can be enhanced. Moreover, the noise figure degradation in the heterodyne receiver due 
to the image bands can be solved. However, the direct-conversion architecture imposes 
many other issues, which are not serious in heterodyne architectures. First, a DC offset 
voltage is one of important problems in the direct-conversion receiver because the offset 
voltage can corrupt the signal and saturate the following stages. The DC offset is 
originated from LO leakages, second order harmonics, and device mismatches in RF 
receivers. The LO leakages are generated when the isolation between the LO port and the 
RF port of the mixer is not sufficient. The deficient isolation between these two ports is 
arisen from capacitive substrate coupling. Due to the LO leakage, a finite amount of 
feedthrough signal exists from LO port to the input of previous stages, shown in Figure 
2.4. The LO leakages at the input of the previous stages are mixed with the LO signal, is  
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Figure 2.4: (a) LO feedthrough in heterodyne receiver (b) LO feedthrough in direct conversion 
receiver architecture. 
 
thus producing a DC offset component. This phenomenon, normally named as self-
mixing, is occurred both in the heterodyne and in the direct-conversion architecture. 
However, in the heterodyne receiver, the LO leakage from the first local oscillator (LO1) 
sufficiently degraded by the image rejection filter, and then the DC offset according to 
LO1 leakage is not appeared at IF stages. In addition, the second local oscillator (LO2) 
leakage is suppressed by band pass filter (BPF). In addition, The LO2 leakage is much 
lower than the LO1 leakage. It is because that the frequency of LO2 is much lower than 
that of LO1, and then the low-frequency components suffer from low parasitic and 
substrate coupling. From these reasons, the LO leakages do not much contribute to DC 
 15
offset in the heterodyne receiver, whereas the LO leakage is crucial in the direct-
conversion receiver.  
The second order harmonics produce DC offset voltages as well. The signal of non-
linear components, such as LNA and mixer, are characterized by power series 
coefficients g1, g2, g3. In this case, the output signal, y(t), is calculated from input signals, 
x(t), as follows.  
           
2 3
1 2 3( ) ( ) ( ) ( ) ...= + + +y t g x t g x t g x t .           (2.1) 










ondy order y t g A t g A
w
w .       (2.2) 
Thus, the output signal includes DC term, indicating that second order harmonic of non-
linear component generates DC offset. In addition, the device mismatches in differential 
configurations lead to DC offset. If the differential input voltage is zero and the 
differential devices are perfectly symmetry, VOUT = 0, but in the presence of mismatches,  
            = ´OUT V OSV A V ,               (2.3) 
where AV is voltage gain of the circuits and VOS is the DC offset voltage.  
The DC offset voltages from second order harmonics and device mismatches are much 
severe problem in the direct-conversion receiver. Referring again to Figure 2.4, the 
required total gain from the antenna to the input of ADC is generally around 80dB to 
100dB in order to amplify small input signal, which has the power level of sensitivity, to 
full scaled power for ADC. Of the gain, the LNA/Mixer parts typically contribute to 20 to 
30dB. It is because that these components contribute high noise to the cascade system at 




Figure 2.5: (a) DC offset cancellation in TDD mode (b) DC offset cancellation with a large 
capacitance  
 
required gain after DC frequency conversion in direct-conversion receiver is much higher 
than in heterodyne receiver, which has an additional mixing stage to enhance the gain.  
Therefore, when the same amount of DC offset voltage generation is supposed in both 
architectures, the direct-conversion receiver produces much larger DC offset voltage due 
to its high DC gain.  
Even though the DC offset problem is critical to implement the direct-conversion 
receiver, several offset cancellation techniques, consuming cost and area, have been 
reported. Shown in Figure 2.5. (a). is one of examples. The switch, S1, turns on during 
idle time to store the offset voltage in a capacitor, C1. During the reception of data, S1 
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turns off, and then the configuration performs offset cancellation. However, this offset 
cancellation technique is only useful in time division duplex (TDD) mode applications 
because it needs idle for a certain time. On the other hand, high pass filtering can be 
solution for DC offset cancellation, shown in Figure 2.5 (b). The combination of an OP 
amplifier and a capacitor, C2, senses DC offset voltage, and then cancels out the offset. 
Even though this offset cancellation technique can utilize in both TDD and FDD mode, it 
requires a very large capacitance of C2. The large capacitance brings large settling time to 
cancel offset voltage, and occupies a large silicon area.  
As a result, the DC offset problem in the direct-conversion receiver can be alleviated 
by several circuit techniques. However, a flicker noise issue is severe to compensate by 
using circuit techniques.  As mentioned earlier, the required gain after DC frequency 
conversion is relatively high in the direct-conversion receiver. The high DC gain implies 
that many cascade gain stages are required. A large number of gain stages accompany a 
large flicker noise since each gain stage contributes to flicker noise. Thus, flicker noise is 
key issue in the direct-conversion architecture.  
 
2.3. Noise sources in CMOS RF receiver 
Nowadays, CMOS technology is widely used for most of RF building blocks 
implementation. Especially, in RF receivers for modern wireless communication systems, 
all of the active RF building blocks are implemented by CMOS technology. It is because 
that the CMOS technology is capable of integration with a baseband chipset and offers 
low-cost implementation. Therefore, the CMOS technology and the direct-conversion 
architecture are welcomed for its great versatility and cost-effective view point. However, 
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the commercialization of low-noise CMOS RF receiver with the direct conversion 
architecture has not been easily achieved by the intrinsic drawbacks of standard CMOS 
processes in RF perspectives, that is, a low transconductance, low unit gain frequency (fT), 
and high flicker noise. The low values of transconductance and fT provide high thermal 
noise. In this section, thermal noise and flicker noise in CMOS technology is discussed.  
 
2.3.1 Thermal noise 
It is widely accepted that thermal noise of the MOS transistor is generated from gate 
noise, gate induced noise, and channel noise, shown in Figure 2.6 (a). If these noise 
sources are correlated, overall noise of MOS transistor is reduced. The gate noise arises 
from ohmic resistance of the gate material. As the gate, source, and drain materials 
exhibit finite resistivity, the resistance of each port can contribute to noise. When we 
suppose that the MOS transistor is relatively wide, the source and drain resistance can be 
negligible due to its large contact area.  However, the gate resistance is relatively high 
because of restricted small gate area. This gate resistance can be reduced by a parallel 
structure. With the help of this structure, named as multi-finger configuration, the overall 
resistance is distributed in each small resistance, shown in Figure 2.6 (b). The noise 
generated from the each gate resistance is connected in parallel and then overall gate 
noise can be reduced. Therefore, this research does not consider gate noise because the 
effect of the noise is reduced by proper layout. 
The one of the other thermal noise sources in MOS transistor is gate induced noise. 





Figure 2.6: (a) Thermal noise sources in MOS transistors (b) gate resistance distribution  
 
capacitance, resulting in a gate-to-source noise current. This gate induced noise is 
expressed as 
 2 4=n gI kT gd ,             (2.4) 












. [1]                (2.5) 
The parameter of gd0 is the drain-source conductance at zero drain-to-source DC voltage. 
The typical value of d is 4/3 for long channel devices and this equivalent noise model 
shows in Figure 2.7 (a).  From (2.4) and (2.5), the gate induced noise current increases 
with frequency. Thus, this noise source deeply impacts on high frequency operation. For 
a certain frequency, the noise current can be converted to the noise voltage source with a 
















Figure 2.7: (a) Gate induced noise model (b) Alternative gate induced noise model (c) Miller 
capacitance model.  
 









.                            (2.6) 
The a is defined as the ratio of gm and the zero bias drain conductance gd0. In long 
channel devices, the typical rg value is around 5 to 10 W when high frequency operation 
is supposed. The rg value contributes input matching as well as noise sources. The 
mechanism of the gate induce noise source is generally explained by miller capacitor 
model, shown in Figure 2.7 (c). This model consists of the amplifier having a frequency 
dependant gain, A(s), and the feedback capacitance between input and output. The input 
port of the model supposes the gate terminal and the output port of it implies the channel. 









.                  (2.7) 
For the high frequency operation, carrier velocity in the channel of the MOS transistor 
can be slower than applied gate input signal velocity in the MOS transistor. In that case, 
the phase difference between the input and output port exhibits. Thus, input impedance 
equation in (2.7) needs to be modified as  
     
0 0 0
1 1
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.     (2.8) 
 From (2.8), the input impedance of the circuit model possesses real part admittance. The 
real admittance implies that the model possesses the shunt conductance, which can 
generate noise. This value of shunt conductance increases with frequency. Therefore, the 
phenomenon of this model is same as the explanation from (2.4) and (2.5). However, the 
gate induced noise acts as a dominant noise source in only high frequency operation. 
Thus, this research does not take into account the gate induced noise because the noise 
can be negligible in interested a low frequency or moderate frequency circuit operation. 
The most important thermal noise source is channel noise. This noise is independent of 
frequency and can be modeled by a current source connected between the drain and 











,     (2.9) 
where g is the thermal noise coefficient of the MOS transistors. The coefficient g is equal 
to 2/3 for long-channel devices and the value becomes larger for submicron MOS devices. 












.             (2.10) 
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In the submicron MOS devices, even though the coefficient g increases, the value of gm 
even more increases. Therefore, as the gate length becomes smaller, the overall input-
referred channel noise decrease. As the channel noise is the dominant noise source in 
CMOS devices for normal frequency operation and typical gm value, this research only 
considers the channel noise as thermal noise sources.  
As the channel noise is critical to thermal noise sources in MOS transistors, the amount 
of the noise can be compared with that of shot noise, which is the dominant noise source 
in BJT transistors. The shot noise in BJT devices is given as 
      2 2n DCI qI= ,                                     (2.11) 
where q is the electronic charge, and IDC is the DC current in amperes. The shot noise is 
also white, implying frequency independency. The (2.11) can be replaced to input-
referred noise voltage, and it is given as  









= .                    (2.12) 
In BJT devices,  gm = IDC / Vth , and then  








= .                 (2.13) 
The input-referred shot noise in BJT transistor from (2.13) is inversely proportional to 








Figure 2.8: Dangling bonds in a Si-SiO2 interface. 
 
to gm. The value of gm is proportional to sqrt(IDC) in CMOS transistors. Therefore, the 
thermal noise of CMOS transistors is much higher than that of BJT transistors. 
 
  2.3.2 Flicker nose 
Flicker noise, typically referred as 1/f noise, dominates low-frequency noise. The noise 
spectral density of the noise is inversely proportional to frequency. Flicker noise not only 
occurs in electrical systems. It can be observed in biological systems, in fluctuations of 
the frequency of rotation of the earth, and in the fluctuations of variables in economics 
[3]. Therefore, flicker noise is a systematic effect inherent in all physical processes. In 
wireless communication system, flicker noise degrades signal to noise ratio (SNR) of the 
system in low frequency. However, there are no universal mechanisms to exactly 
describe flicker noise phenomenon. In CMOS technology, a charge trapping and 
releasing model is generally accepted [4]. This model is illustrated in Figure 2.8. At the 
end of interface of silicon crystal in CMOS transistor, many dangling bonds appear 
according to the defects and impurity in the surface. The dangling bonds generate extra 
energy state and they randomly trap and release the charge carrier [5]. This phenomenon 
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generally occurs at low frequency more often, and then 1/f noise spectrum characteristics 
are generated. From this model, the reason that flicker noise of MOS devices is higher 
than that of BJT devices is explained. MOS devices are surface oriented and BJT devices 
are buried oriented. As the defects and impurity occurs more often in the device surface, 
MOS devices present more flicker noise.  
The other mechanisms are also introduced to generate flicker noise. The carrier density 
fluctuation model, introduced by McWorther [6], explains that flicker noise is generated 
from the fluctuation of channel free carriers in the Si-SiO2 interface.  The model 
expresses that flicker noise is independent of the gate bias voltage, and the magnitude of 
the noise is proportional to the interface density. In addition, the mobility fluctuation 
model, suggested by Hooge [7], illustrates the dependence of flicker noise on high gate 
bias.   
Flicker noise of the MOS device is modeled by a noise voltage source in the gate 








,             (2.14) 
where K is the flicker noise coefficient, and IDC is the dc current. The value of n is 
normally approximated as a unity for easy calculation. From (2.14), the large device area, 
WL, can reduce flicker noise. It is because that the large gate capacitance, which is driven 
from the large device size, smoothes the channel fluctuation of the MOS transistor. In 
addition, the DC current is proportional to flicker noise. Thus, the MOS transistor design 
of a large device size with a small bias current can improve the flicker noise effect. The K 
value of PMOS transistor is much lower, around 50 times, than that of NMOS transistor 
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[4].  Therefore, the use of PMOS transistor instead of NMOS is beneficial to flicker noise 
reduction, whereas it has degraded transconductance due to its low mobility.   
 
2.4. Key RF building blocks for low-noise CMOS RF receiver 
As discussed earlier, the direct-conversion RF receiver is easily vulnerable to flicker 
noise. In addition, the RF receiver with CMOS technology provides higher thermal noise 
as well as higher flicker noise than receivers with other technologies. In the direct-
conversion CMOS RF receiver, the most critical building block for thermal and flicker 
noise can be determined as follow. 
 
  2.4.1 Thermal nose 
For direct-conversion architectures, which compose of a cascade of RF building block, 
overall thermal noise can be obtained in terms of the noise figure and gain of each stage. 
Consider again the direct-conversion receiver architectures, shown in Figure 2.9. The 
overall noise figure according to thermal noise can be driven from Friss equation [8].  
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where NF is the noise figure of the m-th stage and GP1 is the available power gain of the 
m-th stage. The available power gain is defined as the available power at the output 
divided by the available source power. In the special case where the input and output 
impedance of each stage are same, the available power gain can be replaced with voltage 
gain. The Friis equation expresses that the noise contribution of each stage decreases as 
the gain of the preceding stage increases. This fact implies that the first few stages in a 




Figure 2.9: Direct conversion architecture with gain and noise figure. 
 
these results, we can conclude that low noise figure and high gain of LNA is critical to 
thermal noise of overall system. 
 
  2.4.2 Flicker nose 
As mentioned earlier, the RF building blocks after DC frequency conversion can 
contribute to flicker noise. Referring again from Figure 2.9, the down conversion mixer, 
filter, and VGA are flicker noise sources in the direct-conversion receiver. These RF 
building blocks can be classified as switching devices, such as the mixer, and non-
switching devices, such as the filter and VGA. The research of [9] represents that 
switching devices have higher flicker noise than non-switching devices when switching 
frequency is higher than output bandwidth. In the direct-conversion receiver, the 
switching frequency of the mixer is the same as the RF input frequency, which 
approximates as a few GHz. In addition, the output bandwidth of the mixer is under 
100MHz for applying most wireless communication systems. Thus, flicker noise of the 
mixer in the direct-conversion receiver is higher than that of other RF building blocks. As 
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a consequence, the LNA is critical building block for the contribution of thermal noise, 
and the down conversion mixer is dominant for the contribution of flicker noise. 
 28
 
III. LOW NOISE WIDEBAND CMOS LNA DESIGN 
 
3.1. Introduction 
From previous discussion, the performance improvement of noise figure and gain is 
essential in LNA design to achieve low thermal noise characteristics for high data rate 
communications. In addition, the LNA needs to operate in a wide bandwidth and high 
linear for multi-standard application. For accepting various applications at the same time, 
the wideband design of the LNA is efficient way in cost and area. However, the 
wideband LNA is vulnerable to interferers generated from unwanted other applications 
because the power of in-band interferers are not reduced by preceding filters. Thus, for 
applying multi-standards applications, the wideband and high linear is crucial 
characteristics of the LNA design. Moreover, power consumption of the LNA needs to be 
minimized for adapting a mobile terminal efficiently. Normally, in the LNA design from 
conventional topologies, most of these specifications have trade-off relation with each 
other, shown in Figure 3.1. Therefore, in this research, a LNA having high performance 
of these specifications simultaneously is proposed through a new concept of topology.  
In Section 3.2, the conventional topologies for wideband LNA is explained. The gain 
boosting technique for common gate wideband LNA topology is also presented. Section 
3.3 and Section 3.4 represent concept and implementation of the proposed LNA, 
respectively. The proposed wideband LNA provides the characteristics of high gain, low 
noise, and low power consumption. Section 3.5 illustrates the analysis of the LNA with 










Figure 3.1: The required specifications for LNA design. 
 
are presented in Section 3.6. In order to show the versatility of the proposed LNA 
technique, Section 3.7 presents the measured results of the designed LNA for WCDMA 
applications. 
 
3.2. Conventional CMOS LNA topologies 
  3.2.1 Wideband CMOS LNA 
Several LNA topologies for wideband have been reported [10-13]. In recent research, 
these topologies are classified as a shunt feedback common source (CS) type and a 
common gate (CG) type, presented in Figure 3.2. The shunt feedback CS type is referred 
as an LNA having feedback resistance, RF, between a gate and a drain of a MOS 
transistor for wideband input matching. In contrast, the CG type is defined as an LNA 
that has an RF input signal injected into a source of a MOS transistor for the same 




Figure 3.2: Conventional wideband LNA topologies. (a) Shunt feedback common source amplifier. (b) 
Common gate amplifier. 
 
approximated as the following equations when the output impedance of the MOS 






















,                (3.2) 
where RL is the load resistance, and gm is the small-signal trans-conductance of the MOS 
transistor. From these equations, the shunt feedback CS type amplifier provides good 
wideband input matching and flat gain because of the absent of frequency-dependent 
variables in (3.1) and (3.2). However, this topology suffers from poor NF and high power 
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consumption. From (3.1), the RF tends to be a few hundred ohms for input matching with 
the source resistance, RS, of typically 50 W. This restricted RF value offers gain 
degradation, as shown in (3.2). In addition, the thermal noise of RF can contribute to 
significant noise figure degradation of the LNA. Thus, even for moderate gain and NF 
performance, the shunt feedback CS LNA needs high power consumption.  Furthermore, 
the linearity of the topology can be poor since the RF signal can flow through relatively 
large parasitic capacitance, such as the gate-to-drain capacitance, Cgd. 
The CG type amplifier for wideband is superior in linearity and stability to the shunt 
feedback CS type LNA due to low parasitic capacitances in the RF signal path. However, 
the CG type LNA suffers from low gain and high NF, both of which are still inherent 
problems in the wideband LNA. In the CG LNA, the input impedance is simplified as 
1/gm when it operates in low frequency. Thus, the trans-conductance is uniquely defined 
as 20 mS for 50 W input matching and can affect gain and noise performance. The 
voltage gain of the CG LNA is proportional to gm and noise factor is inversely 
proportional to gm [14]. Due to this restricted gm value for input matching, the CG LNA 
provides limited gain and noise performances, which is difficult to adapt to various 
applications. Thus, for high data-rate applications, the gain and noise performance of 
conventional LNA topologies need to be enhanced. In addition, the topologies need to 
reduce power consumption for adapting the mobile terminal efficiently. 
 
  3.2.2 CG LNA with positive feedback 
To alleviate the restricted gm value for input matching of the CG LNA, a positive 
feedback technique has been reported, as shown in Figure 3.3 [15-17]. The shunt-shunt 
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positive feedback loop senses the output voltage, VOUT, and generates a current to the 
input at the same phase. The amount of the injected current into the input is approximated 
as a positive feedback loop gain, APOS, which is a multiplication of the trans-conductance 
in a positive feedback stage, gmPOS, and load resistance, RL when transistors are assumed 
to have infinite output impedance. From a general feedback theory, the input impedance 
of the circuit with a shunt-shunt positive feedback loop is determined as the open loop 
input impedance of the CG topology divided by (1-loop gain) [18]. Thus, the input 









,             (3.3) 
 
 
Figure 3.3 : Common gate amplifier with a positive feedback technique. 
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where gm is the trans-conductance of the M1 transistor. Equation (3.3) illustrates that gm 
can be higher than 20 mS by increasing the positive loop gain, APOS, while maintaining 
50 W input matching. Thus, an arbitrary gm value for input matching is achieved by using 
this positive feedback technique.  On the other hand, the output impedance of the circuit 
with the shunt-shunt positive feedback is also calculated using the same method as in 











,         (3.4) 
where Z*OUT is the output impedance without the feedback loop. Equation (3.4) shows 
that the output impedance can be enlarged as APOS approaches unity. Even though a large 
value of APOS increases gm and the output impedance while retaining input matching, the 
value of APOS should be under unity to prevent oscillation of the circuit. 
In this positive feedback topology, the effective trans-conductance, GM, in the input 










.           (3.5) 
From the equation, the GM of the positive feedback topology has the same formula as that 
of the CG topology. The voltage gain of the positive feedback topology, which is GM 
times the output impedance, can be enhanced when compared to one based on the CG 
topology due to increased output impedance.  In addition, the noise factor can be 
computed as the following expression when the noise contribution from the load is 
ignored for simplicity. 






= + + ,          (3.6) 
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where g is the thermal noise coefficient of M1, a is defined as the ratio of gm and the zero 
bias drain conductance gd0. The second term of the right-hand side in (3.6) represents the 
channel noise contribution of M1, and the third term, FPOS.FB, represents the noise 
introduction of the positive feedback stage. As the positive feedback stage itself also 
generates noise into the input of the topology, the overall noise factor needs to include 
this effect, as shown by (3.6). In the expression, the noise factor of the topology is also 
the same as that of the CG case except for the third term. From both (3.5) and (3.6), with 
the help of the arbitrary gm value for the input matching, high voltage gain and low noise 
can be realized if a high gm and a high APOS value are chosen in the circuit design. 
However, the high gm value imposes high power consumption of the circuit since the bias 
current of a MOSFET transistor is proportional to gm. Hence, improved gain and noise 
figure through the high gm value cannot be reached without high-power consumption in 
the positive feedback topology.  
 
3.3. Concept of the low noise wideband LNA 
To achieve low power consumption with high gain and low noise simultaneously, a CG 
LNA with a positive-negative feedback technique is proposed. In this topology, the same 
positive feedback loop is utilized, and a negative feedback loop having a gain of -ANEG is 
inserted between the source and the gate of the M1 transistor, as shown in Figure 3.4. 
From this configuration, the input impedance is computed from the feedback theory as 
1 1







.           (3.7) 
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The expression represents the previous input impedance of the positive feedback in (3.3) 
divided by (1+ANEG), where ANEG is the negative feedback loop gain. The dividing term 
of (1+ANEG) is added since the negative feedback is applied by shunt-series feedback as 
an independent feedback loop having no correlation with the previous positive feedback. 
From the equation, the proposed positive-negative feedback topology still offers the 
arbitrary gm value for input matching. Furthermore, the required gm value for input 
matching in the proposed topology can be smaller than the one in the positive feedback 
case.  
Referring again to Figure 3.4, the negative feedback loop senses a small-signal voltage 
from the source of M1, vS, and the feedback loop amplifies vS with the gain of -ANEG. The 













Figure 3.4 : Conceptual diagram of proposed topology.  
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the gate of M1. In this case, the small-signal voltage difference between the gate and 
the source of M1 can be defined as (1+ANEG)vS. Thus, GM of the topology is calculated as 
equation (3.8) when input matching is considered. 
(1 ) (1 )
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Z g
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Z R
= + = +
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            (3.8) 
It is observed that GM increases by (1+ANEG) times in this topology compared to that in 
the previous positive feedback case. In addition, the output impedance of the proposed 












                 (3.9) 
The output impedance of the topology also increases by (1+ANEG) times compared to that 
of the positive feedback topology since the shunt-series negative feedback loop is 
inserted. Therefore, overall gain is enhanced due to the increment of both the effective 
trans-conductance and the output impedance. 











              (3.10) 
The channel noise of M1, which is the second term of the right hand side in (3.10), is 
divided by a (1+ANEG) and the noise factor of the positive feedback stage is the same 
when these are compared to the positive feedback configuration.  The boosted GM due to 
negative feedback contributes to reducing the channel noise of M1. Both of these gain and 
noise enhancements through the positive-negative feedback technique are achieved with a 
low gm, which leads to low power consumption. By using the proposed technique, high 
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gain and low noise with low power as well as the arbitrary gm value for input matching in 
the CG configuration are achieved.  
 
3.4. Implementation of the low noise wideband LNA 
The conceptual idea of the positive-negative feedback technique is implemented by 
differential configuration with the CMOS technology in Figure 3.5. The differential 
structure can reject common mode noise, such as substrate noise, and is suitable for 
connecting directly with the following stage such as a double-balanced mixer [19].  
In the schematic, the positive feedback loop is formed by PMOS transistors that are 
cross-connected from the output to the input. The gates of PMOS transistors MP1 and MP2 
sense the 
 
Figure 3.5 : Entire schematic of the proposed topology. 
 38
opposite positive output signals, -VOUT and +VOUT, and output currents of MP1 and MP2 
inject to input ports +VIN and -VIN. The capacitors in front of the gates in PMOS 
transistors, which are abbreviated for simplicity, are used as DC bias blocking from the 
output nodes and DC bias receipt from gate biasing circuits. The gate bias and the size of 
MP1 and MP2 need to be the same to have a balanced differential signal and be adjusted to 
have a zero to one loop gain for stable region operation. In addition, the size of MP1 and 
MP2 is designed to be as small as possible since the parasitic capacitance of these PMOS 
transistors can limit the bandwidth of the entire circuit.  
The negative feedback loop is implemented by a cross-coupled capacitor, CC. The 
differential input signals of the circuit flow to the sources of NMOS transistors, MN1 and 
MN2, and these are cross-coupled to the gates of the opposite NMOS transistors through 
capacitors. The CC is made by a metal-to-metal (MIM) capacitor that prevents thermal 
noise generation in an ideal case. Therefore, the capacitors consisting of the negative 
feedback loop can be designed to minimize the noise figure of the entire circuit. In 
addition, the loop gain of the negative feedback needs to be high for maximizing gain and 
minimizing the noise figure of the topology. In this structure, if the differential signals are 
perfectly balanced, the negative feedback loop gain, ANEG, is given as (CC-Cgs)/(CC+Cgs), 
in which Cgs is the gate-to-source capacitance of MN1 or MN2.  ANEG can be nearly unity 
when CC is much larger than Cgs.  
 
3.5.  Analysis of the low noise wideband LNA 
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  3.5.1 Gain 
The gain-boosting mechanism of the proposed topology due to enlarged GM and the 
output impedance is illustrated in Figure 3.6. The diagram represents a single-ended 
model of an in-phase output signal, +VOUT, for simplicity. The gain enhancement of an 
out-of-phase output signal, -VOUT, can be explained using the same methods as well. 
Basically, the in-phase voltage input signal, +VIN, is amplified from the source to the  
 
 
Figure 3.6 : Graphically-explained gain boosting mechanism in a single-ended model. 
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drain of MN1 with the same phase through the trans-conductance of MN1 and the load 
resistor, RL1. In the positive feedback loop, the amplified output voltage, +VOUT, is sensed 
at the gate of MP2, and +VOUT generates the additional out-of-phase voltage signal with a 
combination of the source resistor, RS2, and the input impedance of MN2. Through the 
negative feedback loop, out-of phase output voltage signals from MP2 and from the input 
port go through the gate of MN1, and then MN1 amplifies these signals as in-phase. Thus, 
the in-phase input signal into the source of MN1, the out-of-phase signal from MP2 into the 
gate of MN1, and the out-of-phase input signal into the gate of MN1 are amplified through 
MN1. These three amplified voltage signals are  
 
 
Figure 3.7 : Graphically-explained S12 characteristic in a single-ended model. 
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combined at the output port as the same phase and these output signals contribute to gain 
boosting in the proposed topology. 
 
  3.5.2 Stability 
In such a high-gain LNA design, stability needs to be carefully considered to prevent 
the circuit from oscillation. Even though the CG type LNA itself is very stable due to 
small parasitic capacitances between the input and the output port, we still need to 
investigate the stability issue due to the additional positive feedback loop in the topology. 
Figure 3.7 represents how much the output signal transfers to input, which corresponds to 
the reverse isolation s-parameter, S12.  When we only consider feedback signals from the 
output to the input, the in-phase output signal flows to the input by two paths. One path is 
that the in-phase output voltage signal couples through the gate-to-drain capacitance of 
MN1 and presents in-phase voltage at the input. The other path is that in-phase output 
voltage changes to out-of phase voltage at the input through the positive feedback loop.  
On the other hand, out-of-phase output voltage couples to input as out-of-phase 
through the source-to-drain capacitance, CPAR, which occurs in routing of layout with a 
small value. These two out-of-phase voltage paths and an in-phase voltage path can 
partially cancel out each other at the input port. Due to the cancellation, increased 
isolation between the input and the output, which means decreased S12, provides higher 
stability even though we design the circuit with a large device size of MN and high APOS 
value for achieving high gain.  
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  3.5.3 Noise figure 
Figure 3.8 illustrates the analysis of the noise figure in the proposed topology. In the 
analysis, the bias current of transistors is assumed to be ideal to simplify the calculation. 
In addition, only the thermal noise of transistors and resistors is taken into account since 
the circuit is assumed to operate in low frequency. In this condition, the noise factors 
contributed by MN, MP, and RL can be derived by the following expressions because the 
noise factor of each component is given as output noise current from the component over 
output noise current from the source.  
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The output noise from the source, which is given in the denominator of from (3.11) to 
(3.13), includes boosted gm, which reduces the noise figure of the topology. In this case, 
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This equation comes from the assumption of the input matching condition, RS = 1/gm 
(1+ANEG)(1+APOS), as shown in (3.7). From the equation, the channel noise of MN in the 
second term of the right-hand side in (3.15) can be reduced by the positive feedback loop 
gain as well as the negative feedback loop gain. As both ANEG and APOS increase, the 
channel noise of MN can be greatly decreased. The channel noise due to the PMOS 
transistor, given in the third term of equation (3.15), can be also decreased by choosing a 
low gm value of MP. Furthermore, the load noise given in the fourth term of (3.15) is also 
reduced by the positive feedback loop gain.  
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  3.5.4 Linearity 
For analyzing the IIP3 of the circuit topology, power series model based on Sansen’s 
theory can be applied to the topology. [20] Although the model is only effective in 
weekly non-linear memoryless systems, it facilitates the calculations of complicate 
feedback and differential configurations. For the first step, the positive feedback case of 
the proposed topology is analyzed separately for simplicity, as shown in Figure 3.9. (a). 
The non-linear amplifier portions, consisting NMOS transistors of the topology, are 
characterized by power series coefficients, g1, g2, g3. In addition, the positive feedback 
loops, forming PMOSs in the topology, have non-linear coefficients, F1, F2, F3. This 
model for the positive feedback case assumes no mismatch characteristics between the 
differential paths of the topology. From the assumptions, the differential output signals, 
 
 
Figure 3.9 : Feedback block diagrams for the positive feedback case. 
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y1, -y2, are calculated by differential input signals, v, -v, and the feedback coefficients as 
follows. 
2 3
1 1 2 2 2 3 2u v F y F y F y= + - + ,     (3.16) 
2 3
2 1 1 2 1 3 1u v F y F y F y= + + + ,     (3.17) 
   2 31 1 1 2 1 3 1y g u g u g u= + + ,     (3.18) 
2 3
2 1 2 2 2 3 2y g u g u g u= - + .    (3.19) 
For further simplifying the diagram, the other model, shown in Figure 3.9 (b), 
describes differential systems having the same characteristics as the system in Figure 3.9 
(a). From this diagram, the positive signal path, which composes of input signal, v, and 
output signal, y1, and the negative signal path, which composes of input signal, -v, and 
output signal, -y2, are modeled using non-linear coefficient of a1, a2, a3, and that of b1, b2, 
b3, respectively. In this case,  
2 3
1 1 2 3y a v a v a v= + + ,          (3.20) 
2 3
2 1 2 3y b v b v b v= - + .        (3.21) 
From (3.20) and (3.21), each non-linear coefficient is obtained when the input signal is 
supposed to approaches to zero, and it is given as     
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For finding coefficient a1, we calculate 1u v¶ ¶  from (3.16) to (3.19), and then  
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,        (3.24) 
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where 
22 2 2 2
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y u u u
g g u g u
v v v v
¶ ¶ ¶ ¶
= - +
¶ ¶ ¶ ¶
,       (3.25) 
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.       (3.26) 
In the initial condition v=0, the output signals y1 and y2 approaches to zero from (3.20) 
and (3.21). In addition, the difference between input and feedback signal u1 and u2 
approaches to zero from (3.16) and (3.17) as well. Substituting (3.25) and (3.26) into 
(3.24), we get  
1 2 1
1 1 1 1
0 0 0
1 1 (1 )
v v v
u y y
F g F F
v v v= = =
¶ ¶ ¶
= + = + +
¶ ¶ ¶
,       (3.27) 
and according to eq. (3.18) 
21 1 1 1
1 2 1 3 12 3
y u u u
g g u g u
v v v v
¶ ¶ ¶ ¶
= + +
¶ ¶ ¶ ¶
.           (3.28) 
Thus, the coefficient a1 simplified from (3.22) is derived from eq. (3.27) and (3.28) when 
v=0, 
1 1 1 1 1 1
1 1 2 2
0 0 1 1 1 1
(1 )
1 1v v
y u g g F g
a g
v v g F g F= =
¶ ¶ +
= = = =
¶ ¶ - -
.         (3.29) 









.     (3.30) 
To find coefficient a2, we calculate 
2 2
1u v¶ ¶  from (3.24) 
2 2 2 2
2 2 21 2 2 2 2 2
1 2 2 2 3 2 3 22 2 2 2
2 ( ) 2 6 ( ) 3
u y y y y y
F F F y F y F y
v v v v v v
¶ ¶ ¶ ¶ ¶ ¶
= - - + +
¶ ¶ ¶ ¶ ¶ ¶
,   (3.31) 
where 
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2 2 2 2
2 2 22 2 2 2 2 2
1 2 2 2 3 2 3 22 2 2 2
2 ( ) 2 6 ( ) 3
y u u u u u
g g g u g u g u
v v v v v v
¶ ¶ ¶ ¶ ¶ ¶
= - - + +
¶ ¶ ¶ ¶ ¶ ¶
,   (3.32) 
2 2 2 2
2 2 22 1 1 1 1 1
1 2 2 1 3 1 3 12 2 2 2
2 ( ) 2 6 ( ) 3
u y y y y y
F F F y F y F y
v v v v v v
¶ ¶ ¶ ¶ ¶ ¶
= + + + +
¶ ¶ ¶ ¶ ¶ ¶
.   (3.33) 
In initial condition, v=0, the 2 21u v¶ ¶ summaries as  
2 2 2
2 21 2 2 2 2 2
1 2 1 1 2 22 2 2
0 00 0
2 ( ) { 2 ( ) } 2 ( )
v vv v
u y y u u y
F F F g g F
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¶ ¶ ¶ ¶ ¶ ¶
= - = - -
¶ ¶ ¶ ¶ ¶ ¶
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,           
(3.34) 
and according to eq. (3.28) 
2 2 2 2
2 2 21 1 1 1 1 1
1 2 2 1 3 1 3 12 2 2 2
2 ( ) 2 6 ( ) 3
y u u u u u
g g g u g u g u
v v v v v v
¶ ¶ ¶ ¶ ¶ ¶
= + + + +
¶ ¶ ¶ ¶ ¶ ¶
.   (3.35) 
Thus, the coefficient a2 is derived from eq. (3.27), (3.34) and (3.35) when v=0, 
2 2 3
21 1 1 2 1 2
2 1 22 2 2
00 0
1 1
[ 2 ( ) ]
2 2 (1 )(1 )vv v
y u u g g F
a g g
v v v T T== =
¶ ¶ ¶ -
= = + =
¶ ¶ ¶ + -
   (3.36) 
To solve coefficient a3, we calculate 
3 3
1u v¶ ¶  from eq. (3.31) in initial condition, v=0,  
3 3 2
31 2 2 2 2
1 2 33 3 2
0 00 0 0
6 6 ( )
v vv v v
u y y y y
F F F
v v v v v= == = =
¶ ¶ ¶ ¶ ¶
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¶ ¶ ¶ ¶ ¶
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 ,     (3.38) 
3 3 2
32 1 1 1 1
1 2 33 3 2
0 00 0 0
6 6 ( )
v vv v v
u y y y y
F F F
v v v v v= == = =
¶ ¶ ¶ ¶ ¶
= + +
¶ ¶ ¶ ¶ ¶
.      (3.39) 
Substituting (3.39) into (3.38), we get  
3 3 2
32 1 1 1 1
1 1 1 2 1 33 3 2
0 00 0 0
6 6 ( )
v vv v v
y y y y y
g F g F g F
v v v v v= == = =
¶ ¶ ¶ ¶ ¶
= + +
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  2 3 22 1 1 2 1 2 1 2 2 32 2 2 (1 ) (1 )]g F g g F F g g F T g T- + - + + + .      (3.40) 
Substituting (3.40) into (3.37), we get  
 
3 3
2 2 5 2 41 1 1
1 1 1 2 2 1 2 1 33 3 3
0 0
6




g F g g F g F g F T
v v T T
= =
¶ ¶
= + - + +
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       2 3 22 1 1 2 1 2 1 2 2 32 2 2 (1 ) (1 )]g F g g F F g g F T g T- + - + + +  
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.        
(3.41) 
Reminding,  
2 1 1 1
1 1 1 1[1 ] [1 ]
(1 ) (1 )
y y g g
g F g F
v v T T
¶ ¶
= + = + =
¶ ¶ - -
,   (3.42) 
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and according to (3.35)  
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and 
3
4 5 2 21
1 3 3 1 2 2 13 4
0
6








= + + + - -
¶ + -
.     (3.49) 
Thus, the coefficient a3 is calculated when v=0, 
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0
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In addition, the non-linear coefficients of b1, b2, b3 can be derived the same method as 










,       (3.51) 
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,             (3.52) 
4 5 2 2
3 1 3 3 1 2 2 14
1
[( )(1 ) 2( )]
(1 )(1 )
b g F g T g F g F
T T
= + + - +
+ -
.     (3.53) 
Finally, the differential non-linear coefficients of a1 to a3 and b1 to b3 can be simplified 
as a single-ended model having the non-linear coefficient of d1, d2, d3, shown Figure 3.9 
(c). When we suppose input signal, V, as [ ( )] / 2v v- -  and output signal, Y, as 









        (3.54) 
2 0d =         (3.55) 
4 5 2 2
3 1 3 3 1 2 2 14
1
[( )(1 ) 2( )]
(1 )(1 )
d g F g T g F g F
T T
= + + - +
+ -
      (3.56) 
From these results, it can be concluded that second order harmonics of the positive 
feedback configurations is canceled out. It is because that the differential benefits of the 
LNA are not disappeared even with the positive feedback loop. In addition, the third 
order term, d3, can be reduced by choosing proper value of the positive feedback loop 
gain. These results imply that the design of the proposed LNA has a freedom to choose 
the IIP3. By adjusting gate biases of MP1 and MP2, the IIP3 of the LNA can be greatly 
increased. These characteristics of the proposed LNA are verified by the simulation 
results shown in Figure 3.10. The optimal value of IIP3 can be achieved in a certain 
transconductance of PMOS devices from the LNA. To achieve the accurate biasing of the 
PMOS devices, bandgap references need to be used for commercial applications.  
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Figure 3.10 : Simulation results of IIP3 with various transconductances of PMOSs.  
 
 
  3.5.5 Output impedance 
The output impedance analysis of the proposed LNA is presented in this section. For 
simplicity, the previous output impedance calculations in the section 3.3 assume no 
loading effect. Therefore, when we consider the loading effect for more precise 
calculations, the output impedance can be modeled shown in the Figure 3.11. In this case, 
the output impedance is derived from output voltage over output current from below two 
equations in circuit analyses,  
( )
-
= - - X OUTX mp OUT m X S
ds
V V
V g V g V R
r ,
               (3.57) 
-









Figure 3.11 : Small signal circuit model in a single side for output impedance calculation. 
 





+ + + -
L ds S m ds
OUT
L ds S m ds POS
R r R g r
Z
R r R g r ,
                  (3.59) 
and that of  the proposed positive-negative feedback case is 
[ {1 (1 ) }]





+ + + + -
L ds S NEG m ds
OUT
L ds S NEG m ds POS
R r R g r
Z
R r R g r .
           (3.60) 
For the positive feedback only case, the output impedance increases as the positive 
feedback loop gain increases from the equation. For the proposed positive-negative 
feedback case, as we can see, the output impedance increases as the positive feedback 
loop gain increases and the magnitude of the increment is much higher than positive 
feedback only case due to the negative feedback loop gain.  
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Figure 3.12 : Simulation and calculation results of the output impedance. 
 
This analysis can be verified by simulations shown in Figure 3.12. The horizontal axis 
shows the output impedance of the LNA and the vertical axis represents positive 
feedback loop gain. The results shows that the analysis are well matched with simulation 
results. In addition, the output impedance can be greatly increased through the proposed 
positive-negative feedback technique.  
 
  3.5.6 Comparison with previous feedback technique 
From the analyses discussed so far, characteristics of the proposed LNA can be 
compared with other LNA topologies, such as negative feedback and positive feedback 
technique itself, as shown in Table 1. It is supposed that negative feedback loop gain is 
unity and positive feedback loop gain is 0.5 for fair comparison.  Through the proposed 
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topology, we can find out that channel noise of MN is reduced by half and voltage gain is 
increased by more than twice when compared to previous topologies in theory.  
 
3.6. Experimental results 
A prototype of the proposed LNA was fabricated in 0.18-mm TSMC CMOS technology 
and assembled in chip-on-board.  Figure 3.13 shows the die photo for the LNA. The total 
chip occupies 0.33 mm2 including pads and output buffers. The differential output port 
uses two on-chip buffers designed by source follower configuration with current sources. 
These buffers offer to match 50 W output impedance of measurement equipment and 
facilitate to measure voltage gain of the LNA. In addition, the output buffers needs to be 
designed with consideration of linearity in the LNA for valid measurement. The 
application of the designed LNA is for cognitive radio systems in UHF white space (300 
MHz to 698 MHz) and for 4G mobile wireless communications (698 MHz to 862 MHz). 
The differential LNA is biased at 2mA from a 1.8V supply voltage. 
The voltage gain and S-parameters of the LNA are measured using a 4-port network 
analyzer. Figure 3.14 represents measured the voltage gain, the input return loss, S11, and 
the reverse transmission, S12. The voltage gain curve is presented when the output buffers 
and PCB losses are de-embeded. The fabricated LNA is achieved S11 lower than -10 dB 
from 300 MHz to 1.32 GHz, and then the measured 3 dB bandwidth is achieved from 300 
MHz to 920 MHz with the input matching condition. The maximum voltage gain 
measured 21 dB at 430 MHz with 3.8-mW power consumption. The S22 and S12 are 
displayed with the effect of buffers included. The S22 shows 50 W output matching of the 
buffer, and S12 shows over 40 dB reverse isolation in operating frequency.  
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Figure 3.14 : Simulated and Measured voltage gain and S-parameters 
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The measured NF and IIP3 of the LNA illustrate in Figure 3.15. These performances 
are measured using external single to differential baluns, and these baluns effect is de-
embeded as well.  The average noise figure measures 2.8 dB within the operating 
bandwidth and minimum noise figure value, 2 dB, occurred at the maximum gain 
frequency. In addition, the measured IIP3 versus frequency is shown in Figure 3.15 (b). It 
shows IIP3 of -3.2 dBm when applied two-tone at 699 MHz and 700 MHz. In Table 2, 
the measured result is compared with previously-reported results. The power 
consumption of this design is less than half of others with an enhanced gain and NF while 




3.7. Experimental results for WCDMA applications 
The proposed positive-negative feedback technique is not only applicable to wideband 
LNA. The technique can be used in specific applications of the LNA, which operate in 
narrow bandwidth and high frequency. To verify this, the WCDMA LNA is also 
designed by using the proposed positive-negative feedback technique. In this case, the 
load resistor needs to be changed to load inductor to have high impedance in high 
frequency narrow bandwidth, shown in Figure 3. 16. The positive-negative feedback 
technique requires the differential configuration. Thus, the balun in the input port of the 
circuits is demanded for converting from single Antenna output port to differential input 
of the LNA. As this balun has insertion loss, it can be expect that the overall noise figure 
of the RF system is degraded. Fortunately, the band selection filter between an antenna 
and a LNA, which is used in mandatory for out-of-band rejection, can offer single-to-
differential conversion as well. By using the filter, additional increased noise figure of the 
system according to single-to-differential conversion could be ignored.  
The LNA for WCDMA application is also fabricated in 0.18-mm TSMC CMOS 
technology and assembled in chip-on-board with the band pass filter. The die photo of the 
LNA is shown in Figure 3.17. The differential output port uses two on-chip buffers 
designed by common-source with inductive peaking load to match 50 W output 
impedance of measurement equipment. The operation frequency of the designed LNA is 
from 2.11GHz to 2.17GHz, which is the frequency for the receiver path of WCDMA. For 
input band selection filter, the EFCH2140TCA1 from Panasonic is used. The filter  
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Figure 3.16 : Entire schematic of the WCDMA topology. 
 
 
Figure 3.17 : Die photo for WCDMA topology. 
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provides around 2dB insertion loss in wanted bandwidth with 50-to-100 W impedance 
conversion. The differential LNA is biased at 1.53mA from a 1.8V supply voltage. 
In the Figure 3.18, the S-parameters and voltage gain of the LNA are represented. The 
input return loss is under -10dB in operating frequency, implying input matching 
condition. In addition, the maximum voltage gain is 23.9dB when the loss of the PCB is 
extracted. The LNA itself produces 25.9dB voltage gain because the in-band insertion 
loss of the SAW filter is 2dB. The From Figure 3.19, the IIP3 is measured at -3.7dBm. In 
addition, noise figure is measured on 1.8dB. The performance of the WCDMA is superior 
to wideband LNA case. From these results, this research concludes that the positive-
negative technique can be applied in wideband LNA as well as a narrow band LNA.  
 
Figure 3.18 : S-parameters and voltage gain for WCDMA topology. 
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Figure 3.19 : IIP3 for WCDMA topology. 
 
3.8. Conclusions 
To achieve high gain and low NF without sacrificing wideband, linearity, and current 
consumption, a differential gm boosted CG LNA with the positive-negative feedback 
technique is proposed. The implemented LNA delivers a maximum voltage gain of 21 dB, 
a minimum NF of 2 dB, an IIP3 of -3.2 dBm, and 3.6 mW power consumption in 300 to 
920 MHz 3 dB S21 bandwidth with input matching (S11<-10dB).  
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IV. SYSTEMATIC ANALYSIS OF FLICKER 
NOISE 
 
From previous researches, the design of the low noise wideband LNA with high gain 
and low power is accomplished through the positive-negative feedback technique. The 
overall RF system noise figure can be enhanced through the LNA. However, flicker noise 
still needs to be considered for low noise RF receiver since the flicker noise contributes 
to low frequency noise. In this section, the flicker noise effect is investigated through the 
system level analysis. By proposing a new flicker noise model and simulating it within an 
orthogonal frequency-division multiplexing (OFDM) PHY layer, this researcher observed 
the effect of flicker noise in OFDM systems for the first time. To present this effect, this 
researcher examined bit error rate (BER) performance with flicker noise by generating 
raw and channel-coded data. The proposed flicker noise model offers more precise results 
for OFDM systems since the effect of flicker noise on each subcarrier is included. 
 
4.1. Introduction 
Modern wireless communication standards adopt orthogonal frequency-division 
multiplexing as a modulation scheme due to its robustness against multi-path fading. 
Orthogonal frequency-division multiplexing divides the wideband signal into many 
slowly modulated narrowband subcarriers; each of which is exposed to flat fading rather 
than frequency-selective fading. Additionally, inter-symbol interferences, according to 
multi-path fading, are avoided by introducing a guard interval between OFDM symbols. 














Figure 4.1 : Conventional average noise power model in an OFDM scheme.  
 
effective because it is less susceptible to multipath delay spread. Although the large FFT 
size reduces subcarrier spacing, most wireless communications standards allocate only 
one DC subcarrier, which has no information for removing DC offset [21, 22]. 
Due to reduced subcarrier spacing and only one DC subcarrier allocation, many data 
subcarriers near DC in OFDM systems are more vulnerable to flicker noise [23]. 
However, conventional systematic flicker noise analyses, which calculate and simulate 
averaged noise power in a given bandwidth, result in only signal-to-noise ratio (SNR) 
degradation over the bandwidth, shown in Figure 4.1 [24, 25]. Thus, existing analyses 
may not be applicable to OFDM systems because they do not include the effect of flicker 
noise on each subcarrier. To overcome this restriction, the current work presents a 
proposed noise model for measuring performance degradation, due to flicker noise, in 























Figure 4.2 :  A simplified system model for simulations.  
 
systems, this researcher also tested performance with a channel-coding scheme. 
 
4.2. System models 
  4.2.1 OFDM system model 
Orthogonal frequency-division multiplexing-based baseband processing unit and RF 
flicker noise circuitry were modeled using MATLAB™. The overall system consisted of 
a baseband OFDM modem, an I/Q modulator, and a flicker noise block, shown in Figure 
4.2. The bit error rate (BER) calculator was inserted between a transmitter (Tx) and a 
receiver (Rx) for constructing a communication link. The 1024-point IFFT/FFT blocks, 
with a 10 MHz sampling frequency including 1023 data subcarriers and one DC 
subcarrier, are spaced at an interval of 9.7656 kHz and placed in the transmitter and 
receiver paths for the purpose of OFDM modulation.  
The 64-QAM mapper/demapper, with a gray code, was used for high data rate 
transmission. The IFFT/FFT and mapper/demapper size were chosen from required  
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FFT size 1024 Mapping 64 QAM








Figure 4.3 :  System specifications for simulations.  
 
specifications of modern communication systems such as IEEE 802.16e. In addition, no 
samples were presented as a cyclic prefix and no remaining null or pilot subcarriers were 
constituents for either the guard frequency band or synchronization since they may be 
independent of the flicker noise effect. For the purposes of calculating bit error rate 
(BER), this researcher generated the 200 OFDM symbols with four-times over-sampling. 
This researcher also adopted an additive white gaussian noise (AWGN) channel model 
for the simulation and assumed perfect channel estimation and synchronization. The 
overall specifications for the OFDM systems are summarised in Figure 4.3. 
 
  4.2.2 Error correction coding 
To investigate whether error correction coding can improve flicker noise effect on 
OFDM systems, this researcher adopted Reed Solomon (RS) convolutional coding in the 
system. The RS code improves BER performance of the system at a target SNR. 
Furthermore, variable-rate coding, which can offer the possibility of providing different 
degrees of protection to the data, is often required in system design [25]. For these 
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purposes, most OFDM communication systems adopt the RS code for forward error 
correction coding (FEC) in mandatory [21, 22]. 
This researcher coded the data field in the OFDM with the convolutional encoder using 
a coding rate of 1/2, 2/3, or 3/4, which corresponds to the desired data rate in the systems 
[21,22]. The m/n coding rate was defined using the m-bit original information symbol 
that was transformed into an n-bit encoded symbol, n≥ m. In these simulations, this 
researcher chose the 3/4 coding rate, since the rate is used for high data 
 
X0 X1 X2 X3 X4 X5 X6 X7 X8
A0 A1 A2 A3 A4 A5 A6 A7 A8
B0 B1 B2 B3 B4 B5 B6 B7 B8
A0 B0 A1 B2 A3 B3 A4 B5 A6 B6 A7 B8
A0 A1 0 A3 A4 0 A6 A7 0
B0 0 B2 B3 0 B5 B6 0 B8







A2 Stolen bit 0 Inserted dummy zero bit
 
Figure 4.4 :  Puncturing process for a 3/4 coding rate.  
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rate mode in these systems. The convolutional encoder operates 1/2 coding rate and uses 
the industry-standard generator polynomials, g0=1338 and g1=1718, with 7-bit memory 
registers. The rate of 3/4 is derived from that of 1/2 by using puncturing function. 
Puncturing is a procedure for eliminating a number of encoded bits in the transmitter and 
inserting a dummy zero metric into the convolutional decoder on the receiver in the 
position of the omitted bits. Thus, this process reduces the number of transmitted bits and 
increases the coding rate, shown in Figure 4.4. The decoding process was performed by 
the Viterbi algorithm, which provided maximum likelihood performance and simple 
implementation. 
 
4.3. Flicker noise models 
All of the RF building blocks after DC frequency conversion contribute to the flicker 
noise. The RF building blocks that are affected by the flicker noise are classified as either 
switching components, such as mixers, or linear components, such as variable gain 
amplifiers (VGAs) and filters. In the switching components, the generation of flicker 
noise is explained by a direct and an indirect mechanism. The direct mechanism is 
referred to as the generation of flicker noise due to sampled signals in on/off transition 
time by finite slope of the switching circuit transition. Normally, the differential 
switching stage turns on/off alternately, and the output current, I, appears alternately as 
well. However, if the switching operation is not ideal, due to devices or signal 
mismatches, both switching pairs turn on simultaneously during a transition period. In 
this event, output current with an amplitude of 2I is generated at the switching stage 
output. This output current samples output noise of the switching stage with a half of LO 
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period. Thus, in the frequency domain, the sampled noise generates a flicker noise shape 
around DC and twice the LO frequency. In contrast, the indirect mechanism is defined as 
the generation of noise according to sampled signals by the charging and discharging of 
the parasitic capacitance. Even though a sharp signal swing is applied to reduce flicker 
noise by the direct mechanism, the indirect mechanism flicker noise still exists due to the 
parasitic capacitance at the common switching node.  
On the other hand, there are no universal mechanisms to describe the flicker noise in 
linear components; however, a charge trapping and releasing model is normally accepted 
in CMOS technology. The interface between the gate oxide and the silicon substrate in a 
MOSFET entails this phenomenon. Since the silicon crystal reaches an end at this 
interface, many dangling bonds appear, giving rise to extra energy states. As charge 
carriers move at the interface, some are randomly trapped and later released by such 
energy states, introducing flicker noise in the drain current. Unlike thermal noise, the 
average power of flicker noise cannot be predicted easily. Depending on the cleanness of 
the oxide-silicon interface, flicker noise may assume considerably different values and as 
such varies from one CMOS technology to another. The flicker noise is more easily 






,                                         (4.1) 
where K is a process-dependent constant. The noise spectral density is inversely 
proportional to the frequency. For example, the trap-and-release phenomenon associated 
with the dangling bonds occurs at low frequency more often. For this reason, flicker noise 














Figure 4.5 :  A proposed flicker noise model shape with corner frequencies.  
 
The proposed flicker noise model that includes switching and linear flicker noise is 
inserted in the RF circuitry. For an approximate prediction of noise power spectral 
density for flicker noise, a simplified flicker-noise shape model, including a frequency 




fP =)( ,                  (4.2) 
where K is the constant for the magnitude of flicker noise and a is its shape factor. This 
researcher selected an a value of 0.8 by referring to the measured results in the RF 
components [26]. The flicker noise corner frequency, shown in Figure 4.5, was 
determined when a required SNR was assumed to be 21dB for 64QAM and 3/4 channel 
coding in 802.16e [22]. From the SNR value, this researcher can analogize the K value 
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with (4.2) for the corner frequency. When the flicker-noise shape model is applied to the 
system simulation, the noise shape should be mixed with random noise for a realistic 
environment.  
RF NfPN ´= )( ,          (4.3) 
where NR is random noise with a power of 1. This noise power was generated by a 
random noise function to have a signal average value of 0 and a signal variance of 1 in 
MATLAB™. The flicker noise power, NF, was allocated around the DC frequency, and 
its even function was mapped around the sampling frequency. Moreover, this researcher 











,                   (4.4) 
where SAVG is the average signal power of a transmitter. The ifft in (4.4) refers to the 
inverse fast-fourier transform, which converts the time domain signal from the frequency 
domain signal. In addition, SNR value was multiplied by 2 to create a noise power of 1 in 
AWGN noise. In the simulation block, the time domain AWGN and the flicker noise 
were added to transmitted signal s(t), forming the received signal r(t). 
)()()()( tntntstr AWGNF ++=                (4.5) 
 
4.4. Simulation results 
By using the proposed flicker noise model, this researcher investigated the effects of 
flicker noise on the BER performance of OFDM systems. In addition, this researcher 
observed how the performance could be enhanced through RS channel coding. As the RS 
code would improve system reliability and performance in terms of the required BER at a 
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target SNR, most OFDM communication systems adopt the RS code for forward error 
correction (FEC) of channel coding in mandatory [21, 22]. 
 Figures 4.6 and 4.7 illustrate the BER curves due to flicker noise when RS 
convolution coding is absent and when it is present, respectively. For one, this researcher 
simulated the BER with various corner frequency points without channel coding,  shown 
in Figure 4.6. The corner frequency of flicker noise was chosen as decade values that 
may be practically implemented in RF components using various technologies. During 
the simulation, this researcher noticed that BER performance was very sensitive to the 
corner frequency of flicker noise at a high SNR. Due to increases in the corner frequency, 
which illustrates larger flicker noise, BER performance degrades and its curves may not 
reach a zero-error point, even in a high SNR region.  
In Figure 4.7, the BER performance of RS convolution codes with different flicker noise 
corner frequencies for the OFDM was presented. This researcher assumed the 3/4 rate RS 
code since 64 QAM is used for the high data rate mode in various systems [21, 22]. The 
results indicate that a coded signal with flicker noise performs slightly better than an un-




Figure 4.6 :  BER performance for different corner frequencies with raw data.  
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This researcher proposed a flicker noise model for the simulation of OFDM systems 
and measured its effect on the system. This investigation found that flicker noise may 
degrade BER performance in high SNR conditions. Even if this researcher increased the 
required SNR for OFDM systems, performance degradation, due to flicker noise, would 
still occur. As the RS decoder was not able to detect and correct all errors caused by 









From the results of the previous section, it is obvious that the flicker noise degrades 
system performance and the system performance cannot be improved by modem 
techniques, such as error-correction coding. For solving the flicker noise issue in RF 
domain, a low flicker noise CMOS mixer is proposed in this section. From the section 2, 
it is mentioned that flicker noise is dominantly generated from the mixer when the direct 
conversion architecture is applied. In addition, CMOS technology is more vulnerable to 
flicker noise because it is the surface oriented device as mentioned the section. Thus, the 
implementation of a low flicker noise CMOS mixer is the efficient and sole way for low 
flicker noise RF receiver.  
Section 5.2 shows the mixer topologies including active and passive mixers. In 
addition, Gilbert-cell active type mixer is investigated. 5.3 presents the conventional 
approaches for low flicker noise CMOS mixer. This section focuses on flicker noise 
reduction technique in the active mixer. In section 5.4, flicker noise mechanisms of the 
mixers are discussed.  In addition, it presents that local oscillator (LO) phase mismatches 
are the dominant cause of flicker noise in the mixer. Section 5.5 shows the concept of the 
proposed low flicker noise mixer, and Section 5.6 illustrates the experimental results of 






Figure 5.1 : Block diagram of a mixer in RF architecture. 
 
5.2. Mixer topologies 
  5.2.1 Roles of mixer in RF architecture 
The down-conversion mixer translates an incoming RF signal to a low frequency 
known as the intermediate frequency (IF), shown in Figure 5.1. In the direct conversion 
architecture, the frequency of the IF stage is started from DC. The IF stage facilitates to 
obtain the requisite high gain and high stability in RF receivers because it provides high 
isolation between the RF stage and the IF stage by using different frequencies. Through 
the mixer, the selection of channel frequency is accomplished by varying the frequency 
of a local oscillator (LO), rather than by varying the center frequency of the IF filter.  
Thus, the channel frequency is effectively selected by a single LC combination of the 
local oscillator. In addition, the low IF frequency enhances selectivity of RF parts in the 
system because the IF stages uses fixed-frequency filters, which are much easier to 
implement for having high rejection performance of interferes rather than variable 
frequency filter. Moreover, the overall gain of the system is distributed to various 





Figure 5.2 : Active mixers. 
 
consideration of the stability in circuits. In addition, the requirement of linearity in the IF 
stage can be mitigate since inter-channel interferers are easily eliminated by fixed-
frequency IF filters. 
 
  5.2.2 Active and passive mixers 
Mixer topologies are normally classified as active mixers and passive mixers. The 
active mixer generally provides high voltage gain because it has bias current in the 
switching pair stage, shown in Figure 5.2. The RF incoming signal varies the drain 
current of M1, and the switching pair stage consisting M2 and M3 is driven by LO signal. 
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The drain current of M1 is multiplied by a square wave version of the LO signal and it is 
routed to RL1 and RL2 in the load stage, alternatively. The gate biasing in saturation region 
with a proper choice of size of M2 and M3 can provide significant voltage gain of the 
active mixer. With a help of voltage gain, the active mixers offers lower noise than 
passive type mixers.  
On the other hand, passive mixers, which are not provide any gain, have some 
attractive properties, such as the potential for low power consumption because it has no 
bias current in switching pair stage. In addition, the passive mixers provide high linearity 
since it has small output voltage swing. The small output swing is originated from no 
voltage gain in passive mixers. Moreover, the flicker noise of passive mixers is low with 
a help of no bias current in the switching pair. However, it requires the large voltage 
swing of local oscillator signal for acting as ideal switches in the passive type. In addition, 
the passive mixers do not provide conversion gain that can alleviate the gain and noise 
requirements of the proceeding building blocks. Even though passive mixers are 
generally used in RF systems for modern wireless communications terminals, the active 
type mixer is more efficient to apply low noise RF systems. Thus, in this research, we 
focus on active type mixer, which has high gain and low thermal noise, in order to 
implement low noise RF systems. 
 
  5.2.3 Gilber-cell active mixers 
For designing active mixers, a double-balanced Gilbert-cell topology has been widely 
employed because of its high port-to-port isolation. Figure 5.3 represents schematic  
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Figure 5.3 : Gilbert-cell active mixers. 
 
diagram of conventional Gilbert-cell active mixer configuration. The differential pair M1 
and M2 of the circuit is referred to as a transconductance stage converting a RF voltage 
signal into a current. The differential pairs M3 to M6 are defined as switching pair stages 
acting as switching pairs driven by LO signals. The load stages consist of RL1 and RL2, 
which are used as load resistance for loading very low IF frequency in the direct 
conversion architecture.  
The isolation between each port is critical in RF systems. The LO-RF feedthrough 
generates LO leakage and a finite amount of LO leakage appears at the input of LNA. 
The following mixer is mixed with the amplified LO leakage according to the LNA and 
the LO signal itself in direct conversion architecture. This phenomenon is called as self-
mixing and it produces DC offset, which can corrupt the signal and saturate the following 
stages. The LO-IF feedthrough and RF-IF feedthrough are also important because the LO 
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and RF leakage in IF output can desensitize the following stage. Even though the 
required isolation levels depend on the application the mixer is used, the isolation levels 
in direct conversion need to be as high as possible.  
In the double-balanced Gilbert-cell topology, the high isolation between LO-to-RF 
ports is achieved by dual gate configuration. The dual gate configuration can be defined 
as the structure that LO signal and RF signal are injected from different gates of 
transistors in the mixer. The separate ports between LO and RF offers high isolation 
because the leakage from LO to RF is only occurred through parasitic capacitance of the 
transistors.  
The RF-IF feedthrough and the LO-IF feedthrough in the Gilbert-cell mixer are 
conceptually explained in Figure 5.4. The RF-IF feedthough in the Gilbert-cell is 
canceled out according to a double-balanced structure. The RF signal converted to 
current from M1 flows to M3 and M4 simultaneously at the switching pair transition time 
when both M3 and M4 are turns on without the frequency conversion. These two same 
phase RF signals in output ports can be eliminated by the balanced configuration. The 
rejection of the RF-IF feedthough from the signal of M2 can be explained as the same 
mechanism as well. Thus, in the IF output port, the RF-IF feedthrough is not observed 
when no mismatches in balance structure are supposed. The Gilbert-cell mixer also 
rejects LO-IF feedthrough. From Figure 5.4, the positive LO leakage arising from 
parasitic capacitance of M3 and the negative LO leakage arising from that of M4 are 
canceled out in the positive IF output port. Thus, LO-IF feedthrough is eliminated at the 
output when LO signal mismatches are ignored. The LO leakages from M5 and M6 can be 




Figure 5.4 : (a) RF-to-IF port isolation in Gilbert-cell active mixers (b) LO-to-IF port isolation in 
Gilbert-cell active mixers. 
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From these port-to-port isolation advantages, this research chooses the Gilbert-cell 
type active mixer as a basic configuration. However, the Gilbert-cell active mixer still has 
much more flicker noise than the passive type mixer since it operates typically in high 
bias current, which can increase the flicker noise of devices. Moreover, as the conversion 
gain of the Gilbert-cell mixer is proportional to a load resistance, a large resistance of the 
load is required to obtain high conversion gain. The large load resistance results in low 
voltage headroom, which degrades the linearity of the mixer [27]. Thus, the conventional 
Gilbert-cell active mixer exhibits high flicker noise and restricted conversion gain.  
 
5.3. Flicker noise mechanisms in Gilbert-cell active mixers 
  5.3.1 Flicker noise contributions 
The Gilbert cell mixers comprise the transconductance stages, switching pair stage, 
and load stage as described previous sections. In direct conversion receivers, the load 
stages are generally implemented by resistors, RL1 and RL2, shown in Figure 5.3. As a LC 
tank, which is another candidate for load stage, is difficult to apply in the direct 
conversion due to its huge size for DC frequency, resistors are generally used for the load 
stage in the integrated circuit at the expense of voltage headroom. For the resistor, a 
polysilicon type resistor is normally utilized because it offers precise value and lower 
parasitic capacitances. Moreover, the polysilicon resistor is free of flicker noise [28]. 
Thus, we don’t need to consider flicker noise contribution of the polysilicon resistor load 
stage. 
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For the transconductance stage,  the flicker noise of the stage is up-converted to LO 
frequency and to its odd harmonics. Thus, in the output DC frequency, the flicker noise 
from the transconductance stage cannot be observed if no mismatch of switching pair 
stage is supposed [28]. Thus, the flicker noise of mixer is mostly generated from 
switching pair stage  
 
  5.3.2 Flicker noise in the switching pair stage 
In the Gilbert-cell mixer shown in Figulare 5.3, switching pair stage transistors should 
turn on or off alternatively. When M3 and M6 of the switching pair are turned on, M4 and 
M5 should turn off, and vice versa. However, in the transition time of turning on or off, 
the operation of the switching pair can be classified as either in the ON or OFF overlap 
mode according to the gate bias of the switching pair stage. The ON/OFF overlap modes 
are defined as the transition time when the switching pair stage is switched at both ON or 
both OFF states, respectively. Figure 5.6 represents ON and OFF overlap mode 
operations with an in-phase LO signal, VLO+, and an out-of-phase LO signal, VLO-, 
where both are operated at LO frequency with no phase mismatch. VG and VS represent 
the gate and the source DC bias voltage of the switching pair transistor from M3 to M6, 
respectively. The ON overlap mode occurs at VG > VS + VTH, where VTH is the threshold 
voltage of the device, while the OFF overlap mode takes place at VG < VS + VTH. 
When the ON overlap mode is supposed, the flicker noise of the switching pair stage in 
the Gilbert-cell mixer is normally explained by the direct and the indirect mechanism 
[28]. The direct mechanism is the flicker noise generation due to sampled signals in 
on/off transition time by the finite slope of the switching circuit transition. In contrast, the 
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indirect mechanism is defined as the noise generation due to sampled signals by charging 
and discharging of the parasitic capacitances at the node between the transconductance 
and switching pair stages. According to the direct mechanism, the leaking signals of the 
switching pairs to the output during the ON overlap mode produce flicker noise. In this 
ON overlap switching event, an output current with 2I amplitude is generated at the 
mixer output, shown in Figure 5.6. In addition, flicker noise at the gate of switching pairs 
presents at the mixer output without frequency conversion [28]. In this case, the output 
current with an amplitude of 2I samples the output flicker noise, Vn, with a LO period 
over 2 and generates flicker noise shape at DC and at even harmonics of LO frequency in 
the frequency domain. This flicker noise has higher spectral density than that of the gate 
in the switching pairs because the spectral density of the flicker noise is multiplied by 
4I/ST, where S is the slope of the LO signal and T is the period of LO [28]. This flicker 
noise generation is referred to as the direct mechanism and it is proportional to output 
current I. 
 Even when a sharp LO signal swing is applied to reduce flicker noise by the direct 
mechanism, the indirect mechanism flicker noise still exists due to parasitic capacitances 


















(a) (b)  
Figure 5.5 : Operation of switching pairs. (a) ON overlap mode without phase error. (b) OFF overlap 




Figure 5.6 : Flicker noise generation of ON overlap mode (a) Time domain analysis. (b) Frequency 
domain analysis.  
 
5.4.  Conventional flicker noise reduction Techniques 
  5.4.1 ON overlap mode 
To reduce the ON overlap mode flicker noise and to overcome gain limitations of the 
conventional Gilbert-cell active mixer, a current bleeding technique has been reported 
[29]. Figure 5.7 shows the simplified half circuit schematic diagram of a Gilbert-cell 
mixer with the current bleeding technique. By adding current-bleeding paths between the 
transconductance and the switching pair stages, the bias current in the switching pair 
stage is reduced, while that of the transconductance stage is maintained. The reduced bias  
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Figure 5.7 : Schematic of the conventional Gilbert-cell mixer with current bleeding. 
 
current of the switching pair stage improves flicker noise performance due to the low 
height of the noise pulse [30]. The low height of the noise pulse, described as 2I in Figure 
5.6, reduces the flicker noise from the direct mechanism because it reduces noise power 
in the frequency domain. In addition, as a part of the bias current in the transconductance 
stage is steered from the current bleeding circuit, RL1 and RL2 can be increased while 
maintaining the drain-to-source bias voltages of the transconductance stage and the 
switching pair stage. Thus, through the current-bleeding technique, the large load 
resistance of the load stages provides higher conversion gain than conventional Gilbert-
cell configurations [31].  
Although the current-bleeding technique can enhance flicker noise and conversion gain, 
the additional noise source due to the presence of the bleeding circuit increases the 
thermal noise figure [32]. In addition, the bleeding circuit itself offers more parasitic 
capacitance, CPAR, generating flicker noise from the indirect mechanism [32]. As a result, 
the current-bleeding technique has the limitation of enhancing flicker noise due to CPAR. 
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Furthermore, reduced bias current in the LO stages allows the RF signal to be shunted by 
parasitic capacitances since the impedance, as seen from the source of LO stages, 1/gm, is 
increased [30]. Due to parasitic capacitances, the current-bleeding technique degrades the 
bandwidth and the linearity of the mixer as well. 
To reduce or tune out the parasitic capacitances, which degrade bandwidth, linearity, 
and flicker noise, series and parallel connections of inductor techniques in the current-
bleeding mixer have been reported [33, 34]. In [33], a parallel inductor in the bleeding 
circuit is used to tune out the parasitic capacitor at twice the resonant frequency, 2f0, to 
enhance linearity and flicker noise. In contrast, series connected inductors in the bleeding 
circuit are employed to resonate out the parasitic capacitor at f0 to improve flicker noise 
[34]. However, in both techniques, as the required inductance for tuning out parasitic 
capacitance is relatively large, these topologies occupy a large die area. In addition, the 
large inductance, which results in a low self-resonant frequency, limits the frequency 
range of applications. Alternatively, a dynamic current-bleeding technique has been 
reported to improve flicker noise performance [30]. This technique injects a current that 
is equal to the bias current in the RF stage when an LO switching transition occurs. 
However, the technique is effective only to reduce flicker noise when an ON overlap 




Figure 5.8 : Simplified schematic diagram of the conventional Gilbert-cell mixers. (a) series inductor 
connection. (b) parallel inductor connection. 
 
 
Figure 5.9 : Simplified schematic diagram for noise analysis in ON overlap mode. 
 
   Furthermore, the ON overlap mode increases the noise figure of the mixer. In Figure 
5.9, the thermal channel noise of M3 experiences low input impedance, 1/gm4, of M4 
during the ON overlap mode. Due to the low input impedance, a large amount of the 
thermal channel noise in the switching pairs flows to the differential output as out-of-
phase. Thus, the thermal channel noise of the switching pairs contributes to the noise 
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figure in the ON overlap mode. Moreover, the ON overlap mode degrades the linearity of 
the mixer. During the ON overlap time, the gate to source capacitances, Cgs, of the 
switching pairs act as a nonlinear shunt distorting the output current of the mixer [29]. 
However, conventional flicker noise reduction techniques cannot enhance the degradation 
of the noise figure and are effective only at reduceing flicker noise in the ON overlap 
mode.  
 
  5.4.2 OFF overlap mode 
OFF overlap mode biasing is proposed to eliminate the direct mechanism of the flicker 
noise by preventing both LO switches from turning on at the same time [23]. In addition, 
the discharge process due to the linear region of the transconductance stage in the OFF 
overlap mode reduces the flicker noise from the indirect mechanism [35]. In the OFF 
overlap mode, both switching pairs turn off simultaneously at a transition time by biasing 
the gate voltage, which is VG < VS + VTH. In this case, the OFF overlap mode can reduce 
flicker noise because sampled output noise current cannot be generated, as shown in 
Figure 5.10. In addition, the OFF overlap mode can reduce thermal noise because no 
channel noise is generated from the switching pair stage in the OFF overlap time. 
Even though the OFF overlap mode can reduce flicker noise and thermal noise of the 
mixer, it suffers from lower conversion gain and lower IIP3 than does the ON overlap 
mode, as shown from experimental results in [23].  As the RF signal is not converted to 
an IF signal at the OFF overlap mode transition time, a portion of the output signal is lost 
at this moment. This lost output signal results in degradation of conversion gain. In 




5.5.  Flicker noise mechanisms from LO phase mismatches 
From these characteristics, operation either in the ON or OFF overlap mode can be 
chosen by a designer considering the prior performance of the mixer because each 
overlap mode has its advantages. Generally, the performances of mixer are optimum 
when the VG = VS + VTH. However, LO phase mismatches between VLO+ and VLO- can 
generate flicker noise as well. The LO phase mismatch is normally 5 degrees to 10 
degrees in the RF systems of wireless mobile terminals. The LO phase mismatch is 
generated from single- to-differential conversion building blocks, such as an LO balun 
and a frequency divider, and length mismatching of differential lines.  The LO phase 
mismatches make the mixer operate in the ON and OFF overlap mode alternatively, as 





Figure 5.10 : OFF overlap mode operations. (a) Flicker noise reduction. (b) Thermal noise reduction. 













Figure 5.11 : Operation of switching pairs when LO phase mismatches exist.  
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The effect of LO phase mismatches on flicker noise of the mixer can be explained as 
follows. During the ON overlap time, output noise pulse trains are generated with a 
frequency of LO. By the direct mechanism, the average value of the output noise current 
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where T is the LO period, and I is the DC current of the RF stage. In addition, Dt is the 
ON overlap time, and Vn is the low frequency noise at the gate of switch. This indicates 
that Vn directly appears at the output of the mixer without frequency conversion during 
the ON overlap time. From the frequency domain viewpoint, the output noise current is 
easily transformed from (5.1) as 
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where the Vn(f) has the 1/f noise spectrum. The images of the output noise spectrum exist 
at multiples of LO frequency and the image near the DC frequency appears as flicker 
noise. By the indirect mechanism, the output noise current also appears at the LO 
frequency in the ON overlap time due to parasitic capacitances between the RF and the 
LO stage. The output noise current is given as [28] 
0,
1
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(5.3) 
where CP is the parasitic capacitance at the node. Therefore, the flicker noise is generated 
both by the direct and the indirect mechanism in the ON overlap time according to the 
LO phase mismatch. In addition, during this time, the noise figure is degraded as 
explained earlier. In the OFF overlap time according to the LO phase mismatch, the only  
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Figure 5.12 : Gain, Noise figure, and flicker noise of Gilbert-cell current bleeding mixer with LO 
phase mismatch. 
 
benefit of the OFF overlap mode, which is low flicker noise, cannot be applied due to 
flicker noise generation of the ON overlap time. Furthermore, the OFF overlap time 
contributes to low conversion gain due to losses of IF signals.  
To verify this analysis, the performance of the current bleeding Gilbert-cell mixer with 
the LO phase mismatches is simulated in Figure 5.12. For the simulation, various phase 
mismatches are generated from the LO, and the bleeding current of the mixer is fixed to 
be half of the bias current in the RF stage.  
From the simulation results, as expected, the LO phase mismatch degrades conversion 
gain, noise figure, as well as flicker noise. The more the phase mismatch is generated, the 
more the performance is degraded. Even though gain and noise figure performances are 
slightly degraded, the flicker noise is greatly degraded as phase mismatching increases. 
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Thus, the LO phase mismatch needs to be compensated to prevent performance 
degradation of the mixer. 
 
5.6. Concept of the proposed mixer 
To alleviate the LO phase mismatch effect on the current bleeding mixer, a detection 
circuit for the LO phase mismatch should be considered first. In this research, two 
common mode resistors, connecting to the LO ports in parallel, are proposed for the LO 
phase detector, as shown Figure 5.13. At the node for common mode voltage, VX, the 
average value of VLO+ and VLO- is generated. In ON overlap time, if VLO+ and VLO-  
have a lager  an amount of VM than VS +VTH, VX produces VM +VS +VTH at this moment. 
On the other hand, for the OFF overlap mode, when VLO+ and VLO- have a smaller 
amount of VM than VS +VTH, VX produces -VM +VS +VTH.  If the gain and phase between 
the VLO+ and VLO- are perfectly matched, no AC signal is produced at the node VX . Thus, 
the parallel-connected resistors in the LO ports can play a role as the LO phase mismatch 
detector indicating the amount of ON and OFF overlap signal with a simple configuration.  
The compensation process for the detected LO phase mismatch is proposed by 
controlling the source voltage in the LO stage, VS, as shown Figure 5.14. In the 
conventional current bleeding circuit, VS is set to the value maintaining the saturation 
region of M1. As mentioned Figure 5.13, the detection circuit of the LO phase mismatch 
produces larger or smaller AC voltage than VS+VTH depending on the overlap mode. The 
compensation processes of the LO phase mismatch can be accomplished by control of VS. 
In Figure 5.15, the increased VS value provides the compensation of the ON overlap time, 
whereas the decreased VS value presents that of the OFF overlap time. 
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For the control of the VS value, the trans-conductance amplifier is added between the 
VX and the VS node as shown in Figure 5.14. The amplifier senses the output voltage of 
the detector and translates it into a current, IS. To load the signal of the detector and to 
prevent an injection from the RF signal from M1, the input and the output impedance of 
the trans-conductance amplifier needs to be high. The output current from the amplifier 
converts to voltage with an output impedance of M1. Therefore, the value of VS changes 
in proportion to VX. At the ON overlap time, VX, which is greater than VS + VTH, increases 
VS due to the proposed configuration. On the other hand, VX, which is smaller than VS + 
VTH, decreases VS in the OFF overlap time. Thus, the difference of VX and VS + VTH can be 
greatly reduced in both ON and OFF overlap time. Through this detection and 
compensation mechanism, the LO phase mismatch now longer contributes to ON/OFF 
overlap time. Moreover, an inductive load inserted between the trans-conductance 
amplifier and M1 can enhance the performance of the operation. The parasitic capacitance 
at the node VS prevents the loading from IS.  As the inductive load can partially cancel out 
the parasitic capacitance, the IS can be loaded more effectively. From these processes, the 
ON and OFF overlap time period due to LO phase mismatch is successfully compensated 









Figure 5.13 : Schematic of LO phase detector and its operations. (a) ON overlap mode operation. (b) 




Figure 5.14 : Conceptual diagram of the proposed mixer. 
 
In order to validate this concept, the proposed conceptual idea is fully-implemented in 
the Gilbert-cell configuration with the current bleeding technique, as shown in the Figure 
5.16. M1 and M2 are used as the RF stages. In the RF stages, a source degeneration 
technique is employed to improve input matching and linearity. The degeneration 
technique is implemented by a bondwire inductor, which has a high Q-factor for low 
noise. In addition, capacitors, CC1 and CC2, between gates and sources of M1 and M2 are 
also added to boost linearity. This is because the value of the degenerated inductor can be 
increased as the CC1 and CC2 values are increased while maintaining input matching. The 



































R1 R2 R3 R4




Figure 5.16 : Entire schematic of the proposed idea. 
 
The trans-conductance amplifier is implemented through common gate PMOS 
transistors, MP1 and MP2, whose drains are connected to the common source of the 
switching pairs in the mixer. To block a DC common mode signal from the output of the 
detector, DC block capacitors, C1 and C2, are used at the source of the PMOS transistors. 
Thus, to provide DC current paths for PMOS devices, DC bias current sources are 
implemented by RF chokes, which are employed from the off-chip. The gate DC bias, 
VGP, and the size of the PMOS devices need to be properly chosen so that the bleeding 
current of the amplifier is set to be 50% of the total current when the detector doesn’t 
produce AC output voltage. In addition, the size of the PMOS devices should be designed 
as small as possible to prevent additional parasitic capacitances. The series inductive load 
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is realized by a small value of inductors, L1 and L2. From the simulation results, the 
1.2nH of L1 and L2, which does not significantly increase total die areas, is enough to 
separate the parasitic capacitance at the node VS even when the inductor may not resonate 
with parasitic capacitance.  
 
5.7. Measurement setup 
The proposed mixer is assembled in chip-on-board for utilizing off-chip components. 
For the differential RF signals of the mixer input, an off-chip balun, 2450BL14C100 
from Johnson Technology, is assembled in the board with the mixer. The RF off-chip 
balun operates from 2.4 to 2.5GHz with single-to-differential conversion. As the RF 
balun convert from single port impedance of 50W to differential port impedance 100W, 
the matching circuits are necessary between the RF balun and mixer input. For the 
matching circuit and DC blocking, a series connection of an off-chip inductor and a 
capacitor is inserted.  
The precise LO phase mismatch need to be generated for measuring flicker noise of the 
proposed mixer when it exists.  For generating LO phase mismatches, the lengths of LO+ 
and LO- signal line make different in the PCB board. The required length difference 
between LO+ and LO- for some values of LO phase mismatch can be easily calculated. 
The mismatches of LO signal lines and sources except LO signal line in the board needs 
to be minimized for reliable measurement. To do this, the phase matched balun, 5310A 
from Picosecond, is used for generating differential LO signal. The phase matched balun 






Figure 5.17 : Noise figure measurement setup. 
 
differential lines from the phase matched balun to the board should be same for 
minimizing additional phase mismatches. 
 
  5.7.1 Flicker noise and noise figure measurement setup 
The noise measurement of the mixer is performed by Y-factor method, shown in 
Figure 5.16. To do this, noise source and spectrum analyzer are used at the front-end 
setup for measuring hot and cold noise factor. A wideband LNA, HMC-C050 from 
Hittite, is inserted between the noise source and the board. As the wideband LNA 
facilitates to input matching of the balun, it prevents additional noise generation 
according to reflected signals. In addition, the gain of LNA is helpful to increase the gap 
of hot and cold noise factor for precise measurement. 
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The output of mixer needs to differential to single conversion for measuring at 
spectrum analyzer. As the conventional balun doesn’t operate in very low frequency for 
direct conversion, a diff-to-single buffer, MAX4444 from Maxim, is used. The diff-to-
single buffer provides unit gain and <5KHz flicker noise corner frequency.   
The spectrum analyzer, E4440A from Agilent, provides high noise figure, typically 
>10dB. As the high noise figure of spectrum analyzer prevents precise noise figure 
measurement, high gain and low noise amplifier with low flicker noise is necessary in 
front of the analyzer. To do this, the low noise pre-amplifier, 5113 from signal recovery, 
is utilized. As the pre-amplifier provides high voltage gain in low frequency, the noise 
from spectrum analyzer can be ignored in noise measurements. 
 
  5.7.2 IP3 measurement setup 
For making two input tones for IP3 measurements, two signal generators with power 
combiner are utilized. As the power combiner consists of passive components, the 
combiner is very linear. These configurations for making two tones do not need to 




Figure 5.18 : IP3 measurement setup. 
 
5.8. Experimental results 
To proof the proposed circuits, a prototype of the proposed mixer was fabricated in 
0.18-mm IBM CMOS technology and assembled in chip-on-board.  Figure 5.16 shows the 
die photo for the mixer. The mixer is biased at 7.1mA from a 1.8V supply voltage. The 
mixer is measured with a sinusoidal LO waveform at frequency of 2.5GHz. The output 






Figure 5.19 : Die photo of the proposed mixer. 
 
Figure 5.20 shows the mixer simulated and measured noise figure over the over the 
output frequency range of 10 kHz to 10 MHz. A Gilbert-cell mixer with only the current 
bleeding circuit is also measured for comparative purpose. With the set of 10 degree LO 
phase mismatch for all mixers, we can observe the phase mismatch compensation 
performance representing the reduction of flicker noise. For fair comparison of the 
mixers, the drain to source DC bias voltage of the RF stage and the LO stage are designed 
to be equal so that all mixers consumes a same current of 7.1mA from a 1.8V supply. In  
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Figure 5.20 : Simulated and measured noise figure at 10’ LO phase mismatch. (a) A simulation result 
of Gilbert-cell mixer with only current bleeding circuit. (b) A simulation result of the proposed mixer.  
(c) A measured result of the proposed mixer. (d) A measured result of Gilbert-cell mixer with only 
current bleeding circuit. 
 
 
simulation results, the proposed mixer has a flicker noise corner of about 40 kHz, 
whereas the mixer with only current bleeding has that of about 8 MHz. The flicker corner 
frequency is defined as the frequency converging flicker and white noise. The measured 
results are also fairly similar with the simulations performance. Both simulation and 
measured results present that flicker noise due to the LO phase mismatch can be reduced 
through the proposed topology. In addition, the inductive load plays a great role in 






Figure 5.21 : IIP3 measured results. (a) The Gilbert-cell mixer with only current bleeding circuit. (b) 




The IIP3 is measured and compared in Figure 5.21. The proposed mixer improves the 
1dB of IIP3. Even though IIP3 is mainly limited by the transconductance stage, a small 
amount of IIP3 can be enhanced by balancing switching pair operations. From the node 
point between transconductance stage and switching stage, the ON and the OFF overlap 
time produce different values of parasitic capacitance. The balancing switching pair 
operation through proposed mixer enhances linearity because it sees the constant value of 
parasitic capacitance.  
The conversion gain, noise figure, and linearity are measured and compared in Table 3 
with 10° LO phase mismatch. The proposed mixer has the voltage gain of 14 dB, which 
yields 0.9 dB greater than original one. The gain enhancement is originated from greatly-
reduced the ON and OFF overlap time in the proposed mixer. At the ON overlap time, as 
the amplified signal from the RF stage goes into VOUT+ and VOUT - ports simultaneously 
through the mixing process of switching pairs, the differential output may not produce 
converted signal from the input. In contrast, the signal from the RF stage cannot flow to 
the output since the switching pairs are turned off at the OFF overlap time. In both cases, 
as the RF input signal do not convert to the output, the conversion gain is low when phase 
mismatches exist. The simulated noise figure of the proposed mixer is 4.99 dB, and it is 
enhanced about 0.36 dB compared to original one. It is because that the thermal noise of 




Table 3 : Summary of the measured mixer performance at 10’ LO phase mismatch. 
Current bleeding Gilbert 
cell mixer
Proposed mixer
Gain 13.09 dB 14 dB
NF @ 1MHz 5.35 dB 4.99 dB
IIP3 -2.5 dBm -1.5 dBm
Corner frequency 550 KHz 240 KHz




This research verifies that LO phase mismatches contribute to degrade gain, noise 
figure, and flicker noise performance. From the understanding of these mechanisms, this 
research proposes a new flicker noise reduction technique in the Gilbert-cell active mixer. 
The new technique in the mixer senses the LO phase mismatching and compensates its 
effect with a simple configuration. This techniques leads to improve gain, noise figure, 
linearity, and flicker noise with the fixed power consumption.   
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VI. CONCLUSIONS 
6.1. Technical Contributions and Achievements 
For the purpose of developing low noise CMOS RF receivers for wireless mobile 
communications, this research provides both the theoretical contributions and the 
successful implementation of RF receivers. The achievements can be summarized as 
follows:  
1. A wideband differential CG LNA is presented with an arbitrary gm value for input 
matching. The LNA achieves high voltage gain with a help of gm boosting and 
large output impedance through the positive-negative feedback technique. It also 
provides low noise figure by reducing channel noise of the main transistors through 
the technique. Moreover, all these advantages for the CG LNA can be obtained 
with low power consumption. The measurement results show 21dB voltage gain, 
2dB minimum noise figure, and -3.2dB IIP3 while drawing 2mA from 1.8V supply. 
The circuit is fabricated in a 0.18 µm CMOS technology. 
2. By proposing a new flicker noise model and simulating it within an OFDM PHY 
layer, this research observe the effect of flicker noise in OFDM systems for the 
first time. To present this effect, we examine BER performance with flicker noise 
by generating raw and channel-coded data. The proposed flicker noise model offers 
more precise results for OFDM systems since the effect of flicker noise on each 
subcarrier is included. 
3. For the first time, this research presents a low flicker noise mixer through the 
reduction of LO phase mismatching. This research theoretically verifies that the 
 110
LO phase mismatch degrades flicker noise performance. In addition, it shows gain, 
noise figure, and linearity are degraded as well when the LO phase mismatches are 
exist. The detection and compensation method in the mixer successfully enhances 
all the performance. The measured results presents 0.9dB of gain, 0.35dB of NF, 
1.6dB flicker noise, and 1dB IIP3 improves when it compares the mixer without 
the proposed technique.  All these improvements do not need additional power 
consumption.   
 
6.2. Future Research Directions 
The design of low noise RF receiver integrated circuits has not yet fully matured. 
Some issues, such as wide bandwidth for LNA and low power consumption for mixer are 
still remained. In addition, small noise figure in LNA and mixer is essential to fulfill the 
needs of the next generation wireless communications. 
The first challenge in the design of the RF receiver is to minimize power consumption. 
The designed LNA and mixer are biased from 1.8 V supply voltage in 0.18-mm CMOS 
technology. The deep submicron design of the circuits is welcome to reduce power 
consumption.  The enhancement of output impedance in the LNA through positive-
negative feedback technique may be beneficial to improve its gain and noise figure with 
low power consumption. 
Second, for high-date rate communication systems, the small flicker noise and thermal 
noise are always indispensible. As the SNR improvement in modem side has limitation, 
the effort to reduce noise in RF side is important. The circuit design with compound 
semiconductors, such as GaAs and SiGe, can reduce the noise, but it needs high cost. 
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Thus, researchers in both academia and industry much devote effort to reduce noise in the 






[1] Sanghyun Woo, Woonyun Kim, Chang-Ho Lee, Kyutae Lim, and Joy Laskar, “A 
3.6mW Differential Common Gate CMOS LNA with the Positive-Negative 
Feedback Technique,” IEEE International Solid-State Circuit Conference (ISSCC) 
Digest of technical papers, Feb. 2009. 
[2]  Sanghyun Woo, Jinsung Park, Woonyun Kim, Kyutae Lim, and Joy Laskar, “The 
Effect of Flicker Noise on OFDM Systems”, Electronics Letters, submitted 
[3]  Sanghyun Woo, Woonyun Kim, Chang-Ho Lee, Kyutae Lim, and Joy Laskar, “A 
Low Noise Differential Common Gate CMOS LNA with the Positive-Negative 
Feedback Technique,” IEEE J. Solid-state Circuits, in preparation  
[4]  Sanghyun Woo, Kyutae Lim, and Joy Laskar, “A RF-CMOS Active Mixer with a 
Noise Reduction Technique,” IEEE Microwave Theory and Techniques, in 
preparation 
[5]   Sanghyun Woo, Hyungsoek Rue, Jeakon Lee, Changho Lee, Joy Laskar, “Effect of 
RF Impairments in Transmitter for Future Beyond-3G Communications Systems,” 
IEEE International Symposium on Circuits and Systems (ISCAS), May 2006. 
[6]  Sanghyun Woo, Dongjun Lee, Kiho Kim, Yungsik Hur, Changho Lee, Joy Laskar, 
“Combined Effects of RF Impairments in MIMO-OFDM WLAN System,” IEEE 






[1]  A. van der Ziel, “Noise in Solid State Devices and Circuits”, Wiley, New York, 
 1986. 
[2]  Thomas Lee, “The Design of CMOS Radio-Frequency Integrated Circuits”. 
 Cambridge university, 1998. 
[3]  W. Marchall Leach, “Fundamentals of Low-noise Electronics”, Georgia Institute 
 of technology, 1999. 
[4]  B. Razavi, “RF Microelectronics,” Prentice Hall PTR, 1998. 
[5]  E. Sacchi, I. Bietti, S. Erba, L. Tee, P. Vilmercati, and R. Castello, “A 15mW, 
 70kHz 1/f corner direct conversion CMOS receiver,” in Proc. IEEE Custom 
 Integrated Circuits Conf., 2003, pp. 459-462. 
[6]  A.L. McWorther, “1/f noise and germanium surface properties,” in 
 Semiconductor Surface Physics. Philadelphia, PA: Univ. of Pennsylvania Press, 
 1957, p.207. 
[7]  F. N. Hooge, T. G. M. Kleinpenning, and L. K. J. Vandamme, “Experimental 
 studies on 1/f noise,” Rep. Progr. Phys., vol. 44, pp. 497-532, 1981. 
[8]  H.T. Friis, “Noise Figure of Radio Receivers,” Proc. IRE, vol. 32, pp. 419-422, 
 July 1944. 
[9]  Z. Zhang, K. Lau, “Experimental Study on MOSFET’s Flicker Noise under 
 Switching Conditions and Modeling in RF application,” IEEE CICC, 2001  
 114
[10] F. Bruccoleri, et al., “Noise Cancelling in wideband CMOS LNAs,” IEEE J. 
 Solid-State Circuits, vol. 39, no. 2, pp. 275-282, Feb. 2004. 
[11] T.H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuits,” 1st ed. 
 Cambridge, U.K : Cambridge Univ. Press, 1998. 
[12] S. Andersson, et al., “Wideband LNA for a Multistandard Wireless Receiver in 
 0.18um CMOS,” in Proc. ESSCIRC, pp. 655-658, Sep. 2003. 
[13] J. Janssens, et al., “A 10-mW inductorless, broadband CMOS low noise amplifier 
 for 900 MHz wireless communications,” in Proc. IEEE Custom Integrated 
 Circuits Conf., pp.75-78, May 1998. 
[14] X. Guan and A. Hajimiri, “A 24-GHz CMOS front-end,” IEEE J. of Solid-State 
 Circuits, vol. 39, issue 2, pp. 368-373, Feb. 2004. 
[15]  A. Linscidini, et al., “ A 0.13um CMOS Front-end, for DCS1800/UMTS/802.11b-
 g With Multiband Positive Feedback Low-Noise Amplifier,” IEEE J. Solid-State 
 Circuits, vol. 41, no. 4, pp. 981–988, Apr. 2006. 
[16]  S.-S. Song, et al., “A Highly Linear Wideband CMOS Low-Noise Amplifier 
 Based on Current Amplification for Digital TV Tuner Applications,” IEEE 
 Microw. Wireless Comp. Lett., vol. 18, no. 2, pp. 118–120, Feb. 2008. 
[17]  A. Liscidini, et al., “Analysis and Design of Configurable LNAs in Feedback 
 Common-Gate Topologies,” IEEE Trans. Circuits Syst. II, vol. 55, no. 8, pp. 733-
 737, Aug. 2008. 
[18]  P. Gray, et al., “Analysis and Design of Analog Integrated Circuits,” John Wiley 
 & Sons, Inc., 4th edition, 2001. 
 115
[19]  B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill Series in 
 Electrical and Computer Engineering, 2001. 
[20] Willy M.C. Sansen, “Analog Design Essentials,” Springer, 2008  
[21]  Part11: Wireless LAN Medium Access Control (MAC) and Physical Layer 
 Specifications, IEEE Std. 802.11a/b/g, 1999/1999/2003 
[22]  IEEE Standard for Local and Metropolitan Area Networks Part 16, IEEE 
 Std. IEEE 802.16-2004, 2004 
[23]  L. Li, F. Lin, and H. Chuang : ‘Complete RF-System Analysis of Direct 
 Conversion Receiver (DCR) for 802.11a WLAN OFDM System’, IEEE Trans. on 
 Vehicular Technology, July 2007, Vol., 56, No. 4, pp. 1696–1703 
[24] Behzad Razavi : ‘Design Considerations for Direct-Conversion Receivers’, IEEE 
 Trans. on Circuit and Systems II, June 1997, Vol., 44, No. 6, pp. 428–435 
[25]  A.D. Sayers and M. Jaloux : ‘Analysis of Flicker Noise in a Multimode Radio for 
 Cellular and Connectivity Applications’, Proceedings of the 10th European 
 Conference on Wireless Technology, Oct. 2007, Munich, Germany 
[26] Zhaofeng Zhang, and Jack Lau : ‘Experimental Study on MOSFET’s Flicker 
 Noise under switching conditions and modeling in RF applications’, IEEE 
 Custom Integrated Circuits, May 2001 
[27] C-R Wu, et al., “An Ultra-Wideband Distributed Active Mixer MMIC in 0.18um 
 CMOS Technology,” IEEE Trans. on Microwave Theory and Techniques, vol. 55, 
 No. 4, pp. 625-632, Apr. 2007. 
[28]  H. Darabi and A. A. Abidi, “Noise in RF-CMOS Mixers: A Simple Physical 
 Model,” IEEE J. Solid-state Circuits, vol. 35, no 1, pp.15-25, Jan. 2000. 
 116
[29]  R. G. Meyer, “Intermodulation in High-Frequency Bipolar Transistor Integrated-
 Circuit Mixers,” IEEE J. Solid-state Circuits, vol., no. 4, pp. 534-537, Aug. 1986. 
[30]  H. Darabi, and J. Chiu, “A Noise Cancellation Technique in Active RF-CMOS 
 Mixers,” IEEE J. of Solid-State Circuits, vol., 40, no. 12, pp. 2628-2632, Dec. 
 2005 
[31]  S. G. Lee and J. K. Choi, “Current-reuse bleeding mixer,” Electronics letters, vol. 
 36, no. 8, April 2000 
[32]  H. Darabi and A. A. Abidi, “A 4.5-mW 900-MHz CMOS receiver for wireless 
 paging,” IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1085–1096, Aug. 2000. 
[33]  J. Yoon, et al., “A New RF CMOS Gilbert Mixer with Improved Noise Figure and 
 Linearity,” IEEE Trans. Microw. Theory Tech., vol. 56, no. 3, pp 626-631, Mar. 
 2008. 
[34]  J. Park, et al, “Design and Analysis of Low Flicker-Noise CMOS Mixers for 
 Direct-Conversion Receiver,” IEEE Trans. Microw. Theory Tech., vol. 54, no. 12, 
 pp 4372-4380, Dec. 2006. 
[35]  J. Lerdworatawee and W. Namgoong, “Generalized Linear Periodic Time-
 Varying Analysis for Noise Reduction in an Active Mixer,” IEEE J. Solid-state 
 Circuits, vol. 42, no. 6, pp.1339-1351, June 2007 
[36] L. A. MacEachern and T., Manku, “A charge-injection method for Gilbert cell 
 biasing,” in IEEE Can. Elect. Comput. Eng. Conf., pp. 356-368, 1998.  
[37]  W. Zhuo, et al., “Using capacitive cross-coupling technique in RF low noise 






Sanghyun Woo was born in Seoul, Korea, in 1975. He received a B.S. and an M. S. 
degree in electrical engineering from Sogang University, Seoul, Korea, in 1998 and 2000, 
respectively. Since 2006, he has been working toward a Ph.D. degree in electrical and 
computer engineering at Georgia Institute of Technology, Atlanta. 
From 2000 to 2006, he was a Member of Technical Staff in Wireless Communication 
Laboratory at Samsung Advanced Institute of Technology, Kihung, Korea, where he was 
involved with the design of RF systems and RFIC for 4G mobile communications. . His 
major research interests are analog/RF circuit design and RF/Modem system simulator 
design for wireless communications. His research has produced 12 U.S. granted patents 
and transfer of technology to industry. 
 
